JPS63147248A - バツフアメモリを有するプロセッサ装置 - Google Patents

バツフアメモリを有するプロセッサ装置

Info

Publication number
JPS63147248A
JPS63147248A JP61295314A JP29531486A JPS63147248A JP S63147248 A JPS63147248 A JP S63147248A JP 61295314 A JP61295314 A JP 61295314A JP 29531486 A JP29531486 A JP 29531486A JP S63147248 A JPS63147248 A JP S63147248A
Authority
JP
Japan
Prior art keywords
address
buffer memory
register
boundary
contents
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61295314A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0556544B2 (cs
Inventor
Kazuhiko Maekawa
和彦 前川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP61295314A priority Critical patent/JPS63147248A/ja
Publication of JPS63147248A publication Critical patent/JPS63147248A/ja
Publication of JPH0556544B2 publication Critical patent/JPH0556544B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP61295314A 1986-12-10 1986-12-10 バツフアメモリを有するプロセッサ装置 Granted JPS63147248A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61295314A JPS63147248A (ja) 1986-12-10 1986-12-10 バツフアメモリを有するプロセッサ装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61295314A JPS63147248A (ja) 1986-12-10 1986-12-10 バツフアメモリを有するプロセッサ装置

Publications (2)

Publication Number Publication Date
JPS63147248A true JPS63147248A (ja) 1988-06-20
JPH0556544B2 JPH0556544B2 (cs) 1993-08-19

Family

ID=17819003

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61295314A Granted JPS63147248A (ja) 1986-12-10 1986-12-10 バツフアメモリを有するプロセッサ装置

Country Status (1)

Country Link
JP (1) JPS63147248A (cs)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02156355A (ja) * 1988-12-08 1990-06-15 Nec Corp 情報処理装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02156355A (ja) * 1988-12-08 1990-06-15 Nec Corp 情報処理装置

Also Published As

Publication number Publication date
JPH0556544B2 (cs) 1993-08-19

Similar Documents

Publication Publication Date Title
KR920004403B1 (ko) 인터럽트제어장치
JPS643755A (en) Cache memory control system
JPS63147248A (ja) バツフアメモリを有するプロセッサ装置
JPH0285960A (ja) 情報処理システム
JPH04128956A (ja) マルチプロセッサシステム
JPS6153747B2 (cs)
JP2000148589A (ja) メモリ管理装置、方法及びプログラムを記憶した記憶媒体
JPH06274415A (ja) 共有メモリシステム
JPH0355657A (ja) マルチタスク・マルチプロセッサシステムにおける共有メモリアクセス方式
JP3437224B2 (ja) 遅延無効化方式
JPH03271859A (ja) 情報処理装置
JPH04107634A (ja) メモリデータバイパス制御方式
JPH0752423B2 (ja) デ−タ転送制御方式
JPH0744460A (ja) スヌープ処理方式
JPH03269650A (ja) バッファ記憶装置
JPH02187840A (ja) キャッシュメモリ制御方式
JPH0447350A (ja) 主記憶読み出し応答制御方式
JPH02307123A (ja) 計算機
JP3047992B2 (ja) 主記憶キー制御方法
JPH03122736A (ja) データ処理装置
JP2000194554A (ja) 演算処理装置
JPH06124235A (ja) キャッシュ制御方式
JPH04190440A (ja) アドレス変換制御方法
JPS6266348A (ja) キヤツシユメモリ制御装置におけるストアチエツク方式
JPS63155254A (ja) 情報処理装置