JPS6289038U - - Google Patents
Info
- Publication number
- JPS6289038U JPS6289038U JP17904785U JP17904785U JPS6289038U JP S6289038 U JPS6289038 U JP S6289038U JP 17904785 U JP17904785 U JP 17904785U JP 17904785 U JP17904785 U JP 17904785U JP S6289038 U JPS6289038 U JP S6289038U
- Authority
- JP
- Japan
- Prior art keywords
- microprogram
- storage
- match
- stores
- processing device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Description
第１図は本考案の一実施例を示すブロツク図、
第２図は第１図の動作中、クロツク位相合わせの
手順を示すフローチヤート、第３図は第２図の説
明に必要なタイミングチヤートである。
１…ストレージ、２…アドレスレジスタ、３…
インクリメンタ、４…切換器、５…クロツクジエ
ネレータ、６…分周器、７…マルチプレクサ、１
１…バス。
FIG. 1 is a block diagram showing an embodiment of the present invention.
FIG. 2 is a flowchart showing the procedure of clock phase adjustment during the operation of FIG. 1, and FIG. 3 is a timing chart necessary for explaining FIG. 2. 1...Storage, 2...Address register, 3...
Incrementer, 4... Switch, 5... Clock generator, 6... Frequency divider, 7... Multiplexer, 1
1...Bus.
Claims (1)
レス発生部と、マイクロプログラムを記憶してお
くストレージと、ストレージ出力により制御され
、複数の異なるクロツク周波数で動作する論理ブ
ロツクからなるマイクロプログラム方式において
、各論理ブロツクの周波数に合うように基本クロ
ツクの分周回路を設けることを特徴としたマイク
ロプログラム処理装置。 In the microprogram system, which consists of an address generator that generates microprogram addresses, a storage that stores the microprogram, and logic blocks that are controlled by storage output and operate at multiple different clock frequencies, the frequency of each logic block is A microprogram processing device characterized by being provided with a basic clock frequency dividing circuit to match the current.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17904785U JPS6289038U (en) | 1985-11-22 | 1985-11-22 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17904785U JPS6289038U (en) | 1985-11-22 | 1985-11-22 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6289038U true JPS6289038U (en) | 1987-06-06 |
Family
ID=31121752
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17904785U Pending JPS6289038U (en) | 1985-11-22 | 1985-11-22 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6289038U (en) |
-
1985
- 1985-11-22 JP JP17904785U patent/JPS6289038U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6289038U (en) | ||
| JPS62121657U (en) | ||
| JPS6262334U (en) | ||
| JPS6316322U (en) | ||
| JPS6392907U (en) | ||
| JPS6281232U (en) | ||
| JPS62199869U (en) | ||
| JPS61189327U (en) | ||
| JPS61185143U (en) | ||
| JPS62135281U (en) | ||
| JPS58129746U (en) | Digital phase difference signal generator | |
| JPH0176605U (en) | ||
| JPS63175258U (en) | ||
| JPS60116549U (en) | Main/slave computer synchronization device | |
| JPH0466817U (en) | ||
| JPS63178920U (en) | ||
| JPS59120481U (en) | Synchronization detection device in power system | |
| JPS5986742U (en) | Programmable timing generation circuit | |
| JPS61143334U (en) | ||
| JPH0430478U (en) | ||
| JPS6210546U (en) | ||
| JPS6222697U (en) | ||
| JPS61108090U (en) | ||
| JPS59157339U (en) | phase synchronized circuit | |
| JPH0176142U (en) |