JPS6271945U - - Google Patents
Info
- Publication number
- JPS6271945U JPS6271945U JP16323285U JP16323285U JPS6271945U JP S6271945 U JPS6271945 U JP S6271945U JP 16323285 U JP16323285 U JP 16323285U JP 16323285 U JP16323285 U JP 16323285U JP S6271945 U JPS6271945 U JP S6271945U
- Authority
- JP
- Japan
- Prior art keywords
- address
- circuit
- determining circuit
- data
- write
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000003247 decreasing effect Effects 0.000 claims 1
- 230000005540 biological transmission Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16323285U JPS6271945U (sv) | 1985-10-24 | 1985-10-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP16323285U JPS6271945U (sv) | 1985-10-24 | 1985-10-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6271945U true JPS6271945U (sv) | 1987-05-08 |
Family
ID=31091241
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP16323285U Pending JPS6271945U (sv) | 1985-10-24 | 1985-10-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6271945U (sv) |
-
1985
- 1985-10-24 JP JP16323285U patent/JPS6271945U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR910001517A (ko) | 데이타 처리 시스템 | |
| EP0270978A3 (de) | Verfahren und Anordnung zum Ein- und Auslesen von paketorientierten Datensignalen in einen Pufferspeicher | |
| JPS6271945U (sv) | ||
| US20020085430A1 (en) | Semiconductor memory device using dedicated command and address strobe signal and associated method | |
| JP2763871B2 (ja) | 相手方メモリを用いた二つのプロセッサ間の非同期直列通信用送受信装置 | |
| EP0829095B1 (en) | Method and apparatus for reducing latency time on an interface by overlapping transmitted packets | |
| JP3413894B2 (ja) | シリアル伝送装置 | |
| US6256261B1 (en) | Memory device with packet command | |
| JPH01117139U (sv) | ||
| JPH04158437A (ja) | 直列データ送信装置及び直列データ受信装置 | |
| JPH0430775B2 (sv) | ||
| JPH0656997B2 (ja) | エラステイツクバツフア回路 | |
| KR100262692B1 (ko) | 프로세서에서의디바이스제어방법 | |
| JPH0122300Y2 (sv) | ||
| JPS6289154A (ja) | 高速直列デ−タ伝送装置 | |
| JPS62146247U (sv) | ||
| JPH0813042B2 (ja) | 方向制御方式 | |
| JPH0353056U (sv) | ||
| JPH07152683A (ja) | バッファメモリ回路 | |
| JPH0322447U (sv) | ||
| JPS5861540U (ja) | シリアル−パラレル変換回路 | |
| JPH0221943U (sv) | ||
| JPH02133856A (ja) | データ転送装置 | |
| JPH07110018B2 (ja) | シリアル通信装置 | |
| JPS5914825B2 (ja) | メモリ制御方式 |