JPS6268336A - Ｃｍｉ符号デコ−ド回路 - Google Patents

Ｃｍｉ符号デコ−ド回路

Info

Publication number
JPS6268336A
JPS6268336A JP60207843A JP20784385A JPS6268336A JP S6268336 A JPS6268336 A JP S6268336A JP 60207843 A JP60207843 A JP 60207843A JP 20784385 A JP20784385 A JP 20784385A JP S6268336 A JPS6268336 A JP S6268336A
Authority
JP
Japan
Prior art keywords
output
clock
violation
code
phase
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60207843A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0562851B2 (enrdf_load_stackoverflow
Inventor
Kazuhiko Ito
和彦 伊東
Tsuneo Katsuyama
勝山　恒男
Shichiro Hayami
七郎 早見
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60207843A priority Critical patent/JPS6268336A/ja
Publication of JPS6268336A publication Critical patent/JPS6268336A/ja
Publication of JPH0562851B2 publication Critical patent/JPH0562851B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Dc Digital Transmission (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP60207843A 1985-09-20 1985-09-20 Ｃｍｉ符号デコ−ド回路 Granted JPS6268336A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60207843A JPS6268336A (ja) 1985-09-20 1985-09-20 Ｃｍｉ符号デコ−ド回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60207843A JPS6268336A (ja) 1985-09-20 1985-09-20 Ｃｍｉ符号デコ−ド回路

Publications (2)

Publication Number Publication Date
JPS6268336A true JPS6268336A (ja) 1987-03-28
JPH0562851B2 JPH0562851B2 (enrdf_load_stackoverflow) 1993-09-09

Family

ID=16546445

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60207843A Granted JPS6268336A (ja) 1985-09-20 1985-09-20 Ｃｍｉ符号デコ−ド回路

Country Status (1)

Country Link
JP (1) JPS6268336A (enrdf_load_stackoverflow)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS631217A (ja) * 1986-06-20 1988-01-06 Sony Corp デコ−ド装置
US5038351A (en) * 1988-04-20 1991-08-06 Hitachi, Ltd. Coded mark inversion block synchronization circuit
US5331209A (en) * 1992-02-28 1994-07-19 Oki Electric Industry Co., Ltd. Auto-reset circuit with improved testability

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS631217A (ja) * 1986-06-20 1988-01-06 Sony Corp デコ−ド装置
US5038351A (en) * 1988-04-20 1991-08-06 Hitachi, Ltd. Coded mark inversion block synchronization circuit
US5331209A (en) * 1992-02-28 1994-07-19 Oki Electric Industry Co., Ltd. Auto-reset circuit with improved testability

Also Published As

Publication number Publication date
JPH0562851B2 (enrdf_load_stackoverflow) 1993-09-09

Similar Documents

Publication Publication Date Title
US5805632A (en) Bit rate doubler for serial data transmission or storage
EP0040632B1 (en) Data processing system with serial data transmission between subsystems
CA1266128A (en) Data modulation interface
EP0090019A4 (en) CIRCUIT FOR DETECTING ERRORS IN MULTIPLE SOURCE CLOCK SIGNAL COMMUNICATIONS.
US4524462A (en) System for jointly transmitting high-frequency and low-frequency digital signals over a fiber-optical carrier
US3953673A (en) Digital data signalling systems and apparatus therefor
KR20010030642A (ko) 고속 직렬 데이터 통신시스템
US4752942A (en) Method and circuitry for extracting clock signal from received biphase modulated signal
US4438520A (en) System for regenerating a data word on a communications ring
JPS6268336A (ja) Ｃｍｉ符号デコ−ド回路
US5742135A (en) System for maintaining polarity synchronization during AMI data transfer
US5014270A (en) Device for synchronizing a pseudo-binary signal with a regenerated clock signal having phase jumps
US4928289A (en) Apparatus and method for binary data transmission
RU2168270C2 (ru) Способ кодирования цифровых сигналов и устройство для его осуществления
US5101198A (en) Method and device for the transmission of data between stations of a communications network, in particular for motor vehicles
JP3043067B2 (ja) ２進信号のバンド幅の制限方法および装置
US7358868B2 (en) Method and circuit system for the synchronous transmission of digital signals through a bus
US3937881A (en) Method of and system for transcoding binary signals with reduced changeover rate
US5222102A (en) Digital phased locked loop apparatus for bipolar transmission systems
JPS59123337A (ja) フレ−ム同期方式
JPS6222293B2 (enrdf_load_stackoverflow)
KR930007721B1 (ko) Nrz/cmi(ii) 부호 변환장치
JPS61141233A (ja) 位相補正回路
KR200155943Y1 (ko) 고위데이터 링크제어에서의 제로삽입 및 제거장치
JPS6324581B2 (enrdf_load_stackoverflow)