JPS6255182B2 - - Google Patents
Info
- Publication number
- JPS6255182B2 JPS6255182B2 JP24388183A JP24388183A JPS6255182B2 JP S6255182 B2 JPS6255182 B2 JP S6255182B2 JP 24388183 A JP24388183 A JP 24388183A JP 24388183 A JP24388183 A JP 24388183A JP S6255182 B2 JPS6255182 B2 JP S6255182B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- channel
- memory
- data transfer
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
- G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24388183A JPS60136848A (ja) | 1983-12-26 | 1983-12-26 | デ−タ処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP24388183A JPS60136848A (ja) | 1983-12-26 | 1983-12-26 | デ−タ処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60136848A JPS60136848A (ja) | 1985-07-20 |
| JPS6255182B2 true JPS6255182B2 (enrdf_load_html_response) | 1987-11-18 |
Family
ID=17110366
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP24388183A Granted JPS60136848A (ja) | 1983-12-26 | 1983-12-26 | デ−タ処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60136848A (enrdf_load_html_response) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0752419B2 (ja) * | 1987-08-21 | 1995-06-05 | 富士通株式会社 | デ−タ転送制御方式 |
-
1983
- 1983-12-26 JP JP24388183A patent/JPS60136848A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60136848A (ja) | 1985-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4860244A (en) | Buffer system for input/output portion of digital data processing system | |
| JPS5847050B2 (ja) | 入出力割込みシステム | |
| US20070240011A1 (en) | FIFO memory data pipelining system and method for increasing I²C bus speed | |
| JPH02227766A (ja) | デジタル・コンピユータのデータ転送装置 | |
| JPH02227765A (ja) | デジタル・コンピユータのデータ転送装置 | |
| JPS6122333B2 (enrdf_load_html_response) | ||
| EP0358424B1 (en) | Data transfer method | |
| JPS6255182B2 (enrdf_load_html_response) | ||
| JPH02129746A (ja) | 入出力チャネル装置 | |
| JPS61250758A (ja) | 通信制御装置 | |
| JPS5922462A (ja) | 通信制御方式 | |
| JP2747154B2 (ja) | 入出力処理装置 | |
| JP2510031B2 (ja) | 入出力命令,割込み応答発行制御方式 | |
| JPS61131154A (ja) | デ−タ転送制御方式 | |
| JPS638506B2 (enrdf_load_html_response) | ||
| JPH02170644A (ja) | マルチメディア通信システムの優先送信方法 | |
| JPH0342740B2 (enrdf_load_html_response) | ||
| Krilanovich | Network Fortran Subprograms | |
| JPS6294042A (ja) | 通信制御装置 | |
| JPS58213336A (ja) | 通信制御装置 | |
| JPS61264829A (ja) | ネツトワ−ク制御装置の割込み制御方式 | |
| JPH0154730B2 (enrdf_load_html_response) | ||
| JPH05265913A (ja) | Scsiハードディスク制御方式 | |
| JPS5858632A (ja) | I/oインタ−フエ−スの制御方法 | |
| JPH04283848A (ja) | データ転送制御方式 |