JPS6253848B2 - - Google Patents
Info
- Publication number
- JPS6253848B2 JPS6253848B2 JP60001615A JP161585A JPS6253848B2 JP S6253848 B2 JPS6253848 B2 JP S6253848B2 JP 60001615 A JP60001615 A JP 60001615A JP 161585 A JP161585 A JP 161585A JP S6253848 B2 JPS6253848 B2 JP S6253848B2
- Authority
- JP
- Japan
- Prior art keywords
- reset
- switches
- microcomputer
- command
- point
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60001615A JPS60167018A (ja) | 1985-01-09 | 1985-01-09 | リセツト装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60001615A JPS60167018A (ja) | 1985-01-09 | 1985-01-09 | リセツト装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60167018A JPS60167018A (ja) | 1985-08-30 |
JPS6253848B2 true JPS6253848B2 (enrdf_load_html_response) | 1987-11-12 |
Family
ID=11506417
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60001615A Granted JPS60167018A (ja) | 1985-01-09 | 1985-01-09 | リセツト装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60167018A (enrdf_load_html_response) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03127937U (enrdf_load_html_response) * | 1990-03-31 | 1991-12-24 |
-
1985
- 1985-01-09 JP JP60001615A patent/JPS60167018A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60167018A (ja) | 1985-08-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5382839A (en) | Power supply control circuit for use in IC memory card | |
EP0426663B1 (en) | Apparatus for defined switching of a microcomputer to standby mode | |
JPH0697429B2 (ja) | 低電圧阻止制御装置 | |
US4463271A (en) | Transistor switching circuitry having hysteresis | |
JPS6253848B2 (enrdf_load_html_response) | ||
EP0661714B1 (en) | Circuit device and corresponding method for resetting non-volatile and electrically programmable memory devices | |
JPH0142002B2 (enrdf_load_html_response) | ||
KR940009737B1 (ko) | 노트북형 컴퓨터의 셋업 데이타 변경방법 | |
JPH0249040Y2 (enrdf_load_html_response) | ||
KR100207122B1 (ko) | 자동차의 운행정보 기록 시스템에서 데이터 안정화장치 | |
JPH069553Y2 (ja) | 電源回路 | |
KR890001224B1 (ko) | 마이크로프로세서를 이용한 시스템에 있어서 리세트 및 데이타 보호회로 | |
JP2587705Y2 (ja) | Cpuリセット回路及びこれを用いた熱線式検知器 | |
JPS59152836U (ja) | 電子回路装置 | |
JPS5937868Y2 (ja) | リセット回路 | |
KR870001256Y1 (ko) | 리셋트 회로 | |
JP2588270Y2 (ja) | デジタルスイツチ | |
JPS5897721A (ja) | 電源回路 | |
JPS62138943A (ja) | メモリ装置 | |
KR900000087Y1 (ko) | 리얼타임클럭 및 에스램의 오동작 방지회로 | |
JPH0315767B2 (enrdf_load_html_response) | ||
KR820001208B1 (ko) | 시이켄스 콘트로울러의 출력장치 | |
JPS61622U (ja) | 電源制御回路 | |
JPS6135124A (ja) | スイツチ回路 | |
JP2501666Y2 (ja) | ユニット2重化装置 |