JPS6252500B2 - - Google Patents

Info

Publication number
JPS6252500B2
JPS6252500B2 JP11126682A JP11126682A JPS6252500B2 JP S6252500 B2 JPS6252500 B2 JP S6252500B2 JP 11126682 A JP11126682 A JP 11126682A JP 11126682 A JP11126682 A JP 11126682A JP S6252500 B2 JPS6252500 B2 JP S6252500B2
Authority
JP
Japan
Prior art keywords
data
time
channel
frame
buffer section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP11126682A
Other languages
English (en)
Japanese (ja)
Other versions
JPS592455A (ja
Inventor
Takeshi Asahina
Hiroya Tanaka
Yasuharu Ito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP11126682A priority Critical patent/JPS592455A/ja
Publication of JPS592455A publication Critical patent/JPS592455A/ja
Publication of JPS6252500B2 publication Critical patent/JPS6252500B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04JMULTIPLEX COMMUNICATION
    • H04J3/00Time-division multiplex systems
    • H04J3/16Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H04J3/1682Allocation of channels according to the instantaneous demands of the users, e.g. concentrated multiplexers, statistical multiplexers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
JP11126682A 1982-06-28 1982-06-28 時分割多重伝送方式 Granted JPS592455A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11126682A JPS592455A (ja) 1982-06-28 1982-06-28 時分割多重伝送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11126682A JPS592455A (ja) 1982-06-28 1982-06-28 時分割多重伝送方式

Publications (2)

Publication Number Publication Date
JPS592455A JPS592455A (ja) 1984-01-09
JPS6252500B2 true JPS6252500B2 (enExample) 1987-11-05

Family

ID=14556839

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11126682A Granted JPS592455A (ja) 1982-06-28 1982-06-28 時分割多重伝送方式

Country Status (1)

Country Link
JP (1) JPS592455A (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07112181B2 (ja) * 1991-04-18 1995-11-29 松下電器産業株式会社 データ多重化回路

Also Published As

Publication number Publication date
JPS592455A (ja) 1984-01-09

Similar Documents

Publication Publication Date Title
US4692862A (en) Rapid message transmission system between computers and method
US5339442A (en) Improved system of resolving conflicting data processing memory access requests
US5608889A (en) DNA controller with wrap-around buffer mode
JP4703074B2 (ja) 電子ネットワークにおけるコンテクストを切り換える装置及び方法
US5835779A (en) Message transmission among processing units using interrupt control technique
JPS6252500B2 (enExample)
US6418538B1 (en) Method and system for scheduling transactions over a half duplex link
JPS5810021B2 (ja) 時分割多重ネツトワ−ク・システム
JPS6325737B2 (enExample)
US6681260B1 (en) Data transfer method in function expansion system
JP3416498B2 (ja) サーバ装置およびその制御方法並びにサーバ装置制御プログラムを記録した記録媒体
JP2713204B2 (ja) 情報処理システム
JP2803270B2 (ja) Scsiホストアダプタ回路
JPS6198469A (ja) マイクロプロセツサ間通信方式
JPH11122275A (ja) シリアル通信システム
JPH07191934A (ja) 二重バス装置
JPS60160459A (ja) 直接メモリ・アクセス制御方式
JPH0324698B2 (enExample)
JP2752456B2 (ja) チャネル装置
JP3167506B2 (ja) 多重処理方式
JPH0440551A (ja) データ転送方式
JPS5840952A (ja) デ−タ伝送方式
JPS6377240A (ja) タイムスロツト割付け方式
JPS6348212B2 (enExample)
JPH0416816B2 (enExample)