JPS6348212B2 - - Google Patents
Info
- Publication number
- JPS6348212B2 JPS6348212B2 JP54091588A JP9158879A JPS6348212B2 JP S6348212 B2 JPS6348212 B2 JP S6348212B2 JP 54091588 A JP54091588 A JP 54091588A JP 9158879 A JP9158879 A JP 9158879A JP S6348212 B2 JPS6348212 B2 JP S6348212B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- data
- channel
- information processing
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4208—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus
- G06F13/4217—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
- Time-Division Multiplex Systems (AREA)
- Small-Scale Networks (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9158879A JPS5616346A (en) | 1979-07-20 | 1979-07-20 | Information transmitting system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9158879A JPS5616346A (en) | 1979-07-20 | 1979-07-20 | Information transmitting system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5616346A JPS5616346A (en) | 1981-02-17 |
| JPS6348212B2 true JPS6348212B2 (enExample) | 1988-09-28 |
Family
ID=14030701
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9158879A Granted JPS5616346A (en) | 1979-07-20 | 1979-07-20 | Information transmitting system |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5616346A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5619249A (en) * | 1979-07-26 | 1981-02-23 | Nec Corp | Information transmitting system |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3810103A (en) * | 1972-04-03 | 1974-05-07 | Hawlett Packard Co | Data transfer control apparatus |
| GB1538995A (en) * | 1976-03-10 | 1979-01-24 | Chestel Inc | Time division multiplexed pabx communication switching system |
| DE2750818C3 (de) * | 1977-11-14 | 1986-02-13 | Vdo Adolf Schindling Ag, 6000 Frankfurt | Anordnung zur zeitmultiplexen Datenübertragung |
-
1979
- 1979-07-20 JP JP9158879A patent/JPS5616346A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5616346A (en) | 1981-02-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0051332B1 (en) | Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations | |
| US4275440A (en) | I/O Interrupt sequencing for real time and burst mode devices | |
| EP0141742A2 (en) | Buffer system for input/output portion of digital data processing system | |
| EP0081961A2 (en) | Synchronous data bus system with automatically variable data rate | |
| JPS59140536A (ja) | 複数個の端末装置に接続された非同期バスと同期バスとの間の2方向デ−タ転送を制御し、各端末装置はそれ自身の同期信号を前記同期バスに送る並列インタフエ−ス | |
| EP0421696A2 (en) | Staggered access memory | |
| US6131114A (en) | System for interchanging data between data processor units having processors interconnected by a common bus | |
| JPS62131365A (ja) | マルチノ−ド・デ−タ処理システム | |
| JPS6348212B2 (enExample) | ||
| JPS6348213B2 (enExample) | ||
| JPS6356736B2 (enExample) | ||
| US4532627A (en) | Time multiplex controlled data system | |
| JPH04287150A (ja) | 同期式シリアルバス方式 | |
| US5422886A (en) | System which achieves efficient utilization of buses for selectively interconnecting communication lines | |
| JPH0618373B2 (ja) | データ伝送方法及び装置 | |
| CA1238129A (en) | Subscriber line signalling device for use in a telecommunications system | |
| JPS60196036A (ja) | 遠隔制御出力分岐装置 | |
| RU2018944C1 (ru) | Устройство для сопряжения эвм с внешними объектами | |
| EP0325077B1 (en) | Scanner interface for the line adapters of a communication controller | |
| JPS5810022B2 (ja) | 時分割多重回線割当て制御方式 | |
| JPS6252500B2 (enExample) | ||
| SU935942A1 (ru) | Устройство дл сопр жени вычислительных машин | |
| SU1381519A1 (ru) | Устройство дл сопр жени вычислительной машины с магистралью обмена | |
| JPS6237410B2 (enExample) | ||
| JPH07183864A (ja) | タイムスロット割当制御方法及び装置 |