JPS6250853B2 - - Google Patents

Info

Publication number
JPS6250853B2
JPS6250853B2 JP56199554A JP19955481A JPS6250853B2 JP S6250853 B2 JPS6250853 B2 JP S6250853B2 JP 56199554 A JP56199554 A JP 56199554A JP 19955481 A JP19955481 A JP 19955481A JP S6250853 B2 JPS6250853 B2 JP S6250853B2
Authority
JP
Japan
Prior art keywords
register
carry
sum
adder
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56199554A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58101343A (ja
Inventor
Hideo Myanaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56199554A priority Critical patent/JPS58101343A/ja
Publication of JPS58101343A publication Critical patent/JPS58101343A/ja
Publication of JPS6250853B2 publication Critical patent/JPS6250853B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/52—Multiplying; Dividing
    • G06F7/523—Multiplying only
    • G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
    • G06F7/5324—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel partitioned, i.e. using repetitively a smaller parallel parallel multiplier or using an array of such smaller multipliers

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
JP56199554A 1981-12-11 1981-12-11 乗算方式 Granted JPS58101343A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56199554A JPS58101343A (ja) 1981-12-11 1981-12-11 乗算方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56199554A JPS58101343A (ja) 1981-12-11 1981-12-11 乗算方式

Publications (2)

Publication Number Publication Date
JPS58101343A JPS58101343A (ja) 1983-06-16
JPS6250853B2 true JPS6250853B2 (cg-RX-API-DMAC7.html) 1987-10-27

Family

ID=16409752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56199554A Granted JPS58101343A (ja) 1981-12-11 1981-12-11 乗算方式

Country Status (1)

Country Link
JP (1) JPS58101343A (cg-RX-API-DMAC7.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6284335A (ja) * 1985-10-09 1987-04-17 Hitachi Ltd 乗算回路
US5136537A (en) * 1991-11-19 1992-08-04 Advanced Micro Devices, Inc. Method and apparatus for determining the product of two numbers

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5915256Y2 (ja) * 1979-08-31 1984-05-07 東北金属工業株式会社 高周波スイッチング式直流安定化電源装置

Also Published As

Publication number Publication date
JPS58101343A (ja) 1983-06-16

Similar Documents

Publication Publication Date Title
US5311458A (en) CPU with integrated multiply/accumulate unit
US5001662A (en) Method and apparatus for multi-gauge computation
US5212662A (en) Floating point arithmetic two cycle data flow
US4156922A (en) Digital system for computation of the values of composite arithmetic expressions
US4999802A (en) Floating point arithmetic two cycle data flow
US4866652A (en) Floating point unit using combined multiply and ALU functions
US4953119A (en) Multiplier circuit with selectively interconnected pipelined multipliers for selectively multiplication of fixed and floating point numbers
JPH03138759A (ja) 信号プロセツサ
JPH0542011B2 (cg-RX-API-DMAC7.html)
EP0507210B1 (en) A data processing system for performing square operations with improved speed and a method therefor
US6078940A (en) Microprocessor with an instruction for multiply and left shift with saturate
US5363322A (en) Data processor with an integer multiplication function on a fractional multiplier
US4631672A (en) Arithmetic control apparatus for a pipeline processing system
JPH07107664B2 (ja) 乗算回路
JPS6250853B2 (cg-RX-API-DMAC7.html)
JPH10187416A (ja) 浮動小数点演算装置
JPH06139217A (ja) 高精度演算処理装置および方法
KR100286881B1 (ko) 고속 마이크로프로세서 브랜치 결정 회로
EP0381019B1 (en) Sixteen-bit arithmetic logic unit
US5119325A (en) Multiplier having a reduced number of partial product calculations
US4685077A (en) Data processing apparatus having binary multiplication capability
JP2643279B2 (ja) 情報処理装置
JP2760808B2 (ja) データ処理装置
JP3139011B2 (ja) 固定小数点プロセッサ
JPS5935236A (ja) 可変語長乗算回路