JPS6249733B2 - - Google Patents
Info
- Publication number
- JPS6249733B2 JPS6249733B2 JP12722782A JP12722782A JPS6249733B2 JP S6249733 B2 JPS6249733 B2 JP S6249733B2 JP 12722782 A JP12722782 A JP 12722782A JP 12722782 A JP12722782 A JP 12722782A JP S6249733 B2 JPS6249733 B2 JP S6249733B2
- Authority
- JP
- Japan
- Prior art keywords
- single crystal
- nitride film
- crystal silicon
- silicon
- silicon substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76264—SOI together with lateral isolation, e.g. using local oxidation of silicon, or dielectric or polycristalline material refilled trench or air gap isolation regions, e.g. completely isolated semiconductor islands
- H01L21/76281—Lateral isolation by selective oxidation of silicon
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Local Oxidation Of Silicon (AREA)
- Element Separation (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12722782A JPS5918657A (ja) | 1982-07-21 | 1982-07-21 | 集積回路用基板の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12722782A JPS5918657A (ja) | 1982-07-21 | 1982-07-21 | 集積回路用基板の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5918657A JPS5918657A (ja) | 1984-01-31 |
JPS6249733B2 true JPS6249733B2 (enrdf_load_stackoverflow) | 1987-10-21 |
Family
ID=14954873
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12722782A Granted JPS5918657A (ja) | 1982-07-21 | 1982-07-21 | 集積回路用基板の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5918657A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0553856B1 (en) * | 1992-01-31 | 2002-04-17 | Canon Kabushiki Kaisha | Method of preparing a semiconductor substrate |
-
1982
- 1982-07-21 JP JP12722782A patent/JPS5918657A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5918657A (ja) | 1984-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4963505A (en) | Semiconductor device and method of manufacturing same | |
US5138422A (en) | Semiconductor device which includes multiple isolated semiconductor segments on one chip | |
US5442223A (en) | Semiconductor device with stress relief | |
US4053349A (en) | Method for forming a narrow gap | |
US3411200A (en) | Fabrication of semiconductor integrated circuits | |
US6046477A (en) | Dense SOI programmable logic array structure | |
JPS6249733B2 (enrdf_load_stackoverflow) | ||
US3974006A (en) | Method of obtaining high temperature resistant assemblies comprising isolated silicon islands bonded to a substrate | |
JPS6244414B2 (enrdf_load_stackoverflow) | ||
JPS6244411B2 (enrdf_load_stackoverflow) | ||
JPS6244415B2 (enrdf_load_stackoverflow) | ||
JPS6244413B2 (enrdf_load_stackoverflow) | ||
US3421205A (en) | Fabrication of structures for semiconductor integrated circuits | |
JPS6244412B2 (enrdf_load_stackoverflow) | ||
JPH01112746A (ja) | 半導体装置 | |
JPH03229443A (ja) | 半導体装置 | |
JPS5939044A (ja) | 絶縁分離集積回路用基板の製造方法 | |
JP3102197B2 (ja) | ウエハの誘電体分離方法 | |
JPS59178747A (ja) | 半導体装置の製法 | |
JPS63288042A (ja) | 半導体素子製造方法 | |
JPH07142564A (ja) | 半導体装置の製造方法 | |
JPH0212854A (ja) | 誘電体分離型半導体集積回路基板の製造方法 | |
JPH0420266B2 (enrdf_load_stackoverflow) | ||
JPS6196748A (ja) | 誘電体分離基板及びその製造方法 | |
JPS59186340A (ja) | 相補形誘電体分離基板の製造方法 |