JPS6248388B2 - - Google Patents
Info
- Publication number
- JPS6248388B2 JPS6248388B2 JP57195442A JP19544282A JPS6248388B2 JP S6248388 B2 JPS6248388 B2 JP S6248388B2 JP 57195442 A JP57195442 A JP 57195442A JP 19544282 A JP19544282 A JP 19544282A JP S6248388 B2 JPS6248388 B2 JP S6248388B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- collector
- base
- forming
- oxide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0112—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs
- H10D84/0116—Integrating together multiple components covered by H10D8/00, H10D10/00 or H10D18/00, e.g. integrating multiple BJTs the components including integrated injection logic [I2L]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
Landscapes
- Bipolar Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57195442A JPS5984464A (ja) | 1982-11-06 | 1982-11-06 | 半導体集積回路装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57195442A JPS5984464A (ja) | 1982-11-06 | 1982-11-06 | 半導体集積回路装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5984464A JPS5984464A (ja) | 1984-05-16 |
JPS6248388B2 true JPS6248388B2 (enrdf_load_stackoverflow) | 1987-10-13 |
Family
ID=16341128
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57195442A Granted JPS5984464A (ja) | 1982-11-06 | 1982-11-06 | 半導体集積回路装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5984464A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0430590U (enrdf_load_stackoverflow) * | 1990-07-03 | 1992-03-11 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4774634A (en) * | 1986-01-21 | 1988-09-27 | Key Tronic Corporation | Printed circuit board assembly |
-
1982
- 1982-11-06 JP JP57195442A patent/JPS5984464A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0430590U (enrdf_load_stackoverflow) * | 1990-07-03 | 1992-03-11 |
Also Published As
Publication number | Publication date |
---|---|
JPS5984464A (ja) | 1984-05-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5017503A (en) | Process for making a bipolar transistor including selective oxidation | |
US4445268A (en) | Method of manufacturing a semiconductor integrated circuit BI-MOS device | |
JP2842871B2 (ja) | パワーmosトランジスタ構造 | |
EP1048078B1 (en) | Lateral bipolar transistor with cmos and method of making same. | |
EP0034910A1 (en) | A method of manufacturing a semiconductor device, and a device so manufactured | |
EP0021403B1 (en) | Self-aligned semiconductor circuits | |
EP0064466B1 (en) | Logic structure utilizing polycrystalline silicon schottky diode | |
US4375717A (en) | Process for producing a field-effect transistor | |
JPH0654795B2 (ja) | 半導体集積回路装置及びその製造方法 | |
US6596600B1 (en) | Integrated injection logic semiconductor device and method of fabricating the same | |
JP2587444B2 (ja) | Cmos技術を用いたバイポーラ・トランジスタとその製造方法 | |
JPH0241170B2 (enrdf_load_stackoverflow) | ||
US20030146477A1 (en) | Method of fabricating complementary self-aligned bipolar transistors | |
JPS60202965A (ja) | 改良した酸化物画定型トランジスタの製造方法及びその結果得られる構成体 | |
JPS61147572A (ja) | 半導体装置の製造方法 | |
JPH04102335A (ja) | セルフアライン接触を有するバイポーラトランジスタの製作プロセス | |
JP2592414B2 (ja) | バイポーラトランジスタ構造の製造方法 | |
US4992848A (en) | Self-aligned contact technology | |
JPS6248388B2 (enrdf_load_stackoverflow) | ||
US7101750B2 (en) | Semiconductor device for integrated injection logic cell and process for fabricating the same | |
JPH07130898A (ja) | 半導体装置およびその製造方法 | |
JPH0473300B2 (enrdf_load_stackoverflow) | ||
JPH05343413A (ja) | バイポーラトランジスタとその製造方法 | |
JPS63187660A (ja) | 半導体集積回路装置およびその製造方法 | |
JP2697631B2 (ja) | 半導体装置の製造方法 |