JPS6243552B2 - - Google Patents
Info
- Publication number
- JPS6243552B2 JPS6243552B2 JP55000423A JP42380A JPS6243552B2 JP S6243552 B2 JPS6243552 B2 JP S6243552B2 JP 55000423 A JP55000423 A JP 55000423A JP 42380 A JP42380 A JP 42380A JP S6243552 B2 JPS6243552 B2 JP S6243552B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- platinum
- region
- gate
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Junction Field-Effect Transistors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP42380A JPS5698874A (en) | 1980-01-07 | 1980-01-07 | Preparation of semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP42380A JPS5698874A (en) | 1980-01-07 | 1980-01-07 | Preparation of semiconductor device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5698874A JPS5698874A (en) | 1981-08-08 |
| JPS6243552B2 true JPS6243552B2 (enExample) | 1987-09-14 |
Family
ID=11473386
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP42380A Granted JPS5698874A (en) | 1980-01-07 | 1980-01-07 | Preparation of semiconductor device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5698874A (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61274359A (ja) * | 1985-04-01 | 1986-12-04 | フエアチヤイルド セミコンダクタ コ−ポレ−シヨン | 小型コンタクト無しramセル |
| JP2955814B2 (ja) * | 1994-01-24 | 1999-10-04 | エルジイ・セミコン・カンパニイ・リミテッド | シリサイドプラグ形成方法 |
| JP2687917B2 (ja) * | 1995-02-20 | 1997-12-08 | 日本電気株式会社 | 半導体装置の製造方法 |
| US7449728B2 (en) * | 2003-11-24 | 2008-11-11 | Tri Quint Semiconductor, Inc. | Monolithic integrated enhancement mode and depletion mode field effect transistors and method of making the same |
-
1980
- 1980-01-07 JP JP42380A patent/JPS5698874A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5698874A (en) | 1981-08-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3039967B2 (ja) | 半導体装置 | |
| JP3447927B2 (ja) | 半導体装置およびその製造方法 | |
| US6353251B1 (en) | MOS gate Schottky tunnel transistor and an integrated circuit using the same | |
| US4392150A (en) | MOS Integrated circuit having refractory metal or metal silicide interconnect layer | |
| JP3229012B2 (ja) | 半導体装置の製造方法 | |
| KR0161520B1 (ko) | 반도체 기억장치 | |
| US5834793A (en) | Semiconductor devices | |
| US5373192A (en) | Electromigration resistance metal interconnect | |
| EP0046371B1 (en) | Method of manufacturing a semiconductor device | |
| US4396930A (en) | Compact MOSFET device with reduced plurality of wire contacts | |
| JPS62162362A (ja) | Mos型集積回路及びその製造方法 | |
| US5254867A (en) | Semiconductor devices having an improved gate | |
| US5060029A (en) | Step cut type insulated gate SIT having low-resistance electrode and method of manufacturing the same | |
| GB2049279A (en) | Mnos-memory cell | |
| JPH0393271A (ja) | Mos型半導体装置 | |
| US5631479A (en) | Semiconductor device with laminated refractory metal schottky barrier gate electrode | |
| JPS58170065A (ja) | 薄膜電界効果トランジスタの製造方法 | |
| US5169795A (en) | Method of manufacturing step cut type insulated gate SIT having low-resistance electrode | |
| JPS6243551B2 (enExample) | ||
| US4407004A (en) | Self-aligned MESFET having reduced series resistance | |
| JPH05114734A (ja) | 半導体装置 | |
| JPH0697435A (ja) | Mos型半導体装置 | |
| JPH0728043B2 (ja) | 半導体装置 | |
| JPS59151465A (ja) | 縦型mosfet | |
| JPS597231B2 (ja) | 絶縁ゲイト型電界効果半導体装置の作製方法 |