JPS6240869B2 - - Google Patents

Info

Publication number
JPS6240869B2
JPS6240869B2 JP57212462A JP21246282A JPS6240869B2 JP S6240869 B2 JPS6240869 B2 JP S6240869B2 JP 57212462 A JP57212462 A JP 57212462A JP 21246282 A JP21246282 A JP 21246282A JP S6240869 B2 JPS6240869 B2 JP S6240869B2
Authority
JP
Japan
Prior art keywords
gate
transistor
tunnel
insulating film
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57212462A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59103366A (ja
Inventor
Hideki Arakawa
Hiromi Kawashima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57212462A priority Critical patent/JPS59103366A/ja
Priority to EP83307178A priority patent/EP0112078A3/en
Publication of JPS59103366A publication Critical patent/JPS59103366A/ja
Publication of JPS6240869B2 publication Critical patent/JPS6240869B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices

Landscapes

  • Semiconductor Memories (AREA)
  • Non-Volatile Memory (AREA)
JP57212462A 1982-12-03 1982-12-03 半導体メモリ素子の製造方法 Granted JPS59103366A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP57212462A JPS59103366A (ja) 1982-12-03 1982-12-03 半導体メモリ素子の製造方法
EP83307178A EP0112078A3 (en) 1982-12-03 1983-11-24 A semiconductor memory element and a method for manufacturing it

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57212462A JPS59103366A (ja) 1982-12-03 1982-12-03 半導体メモリ素子の製造方法

Publications (2)

Publication Number Publication Date
JPS59103366A JPS59103366A (ja) 1984-06-14
JPS6240869B2 true JPS6240869B2 (enExample) 1987-08-31

Family

ID=16623031

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57212462A Granted JPS59103366A (ja) 1982-12-03 1982-12-03 半導体メモリ素子の製造方法

Country Status (2)

Country Link
EP (1) EP0112078A3 (enExample)
JP (1) JPS59103366A (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3316096A1 (de) * 1983-05-03 1984-11-08 Siemens AG, 1000 Berlin und 8000 München Verfahren zum herstellen von speicherzellen mit einem ein schwebendes gate aufweisenden mos-feldeffekttransistor
JPS61123169A (ja) * 1984-11-20 1986-06-11 Fujitsu Ltd 半導体集積回路
IT1196997B (it) * 1986-07-25 1988-11-25 Sgs Microelettronica Spa Processo per realizzare strutture includenti celle di memoria non volatili e2prom con strati di silicio autoallineate transistori associati
EP0782196A1 (en) * 1995-12-28 1997-07-02 STMicroelectronics S.r.l. Method of fabricating EEPROM memory devices and EEPROM memory device so formed

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4142926A (en) * 1977-02-24 1979-03-06 Intel Corporation Self-aligning double polycrystalline silicon etching process
JPS53124084A (en) * 1977-04-06 1978-10-30 Hitachi Ltd Semiconductor memory device containing floating type poly silicon layer and its manufacture
US4203158A (en) * 1978-02-24 1980-05-13 Intel Corporation Electrically programmable and erasable MOS floating gate memory device employing tunneling and method of fabricating same
US4477825A (en) * 1981-12-28 1984-10-16 National Semiconductor Corporation Electrically programmable and erasable memory cell

Also Published As

Publication number Publication date
JPS59103366A (ja) 1984-06-14
EP0112078A2 (en) 1984-06-27
EP0112078A3 (en) 1986-06-25

Similar Documents

Publication Publication Date Title
US5596529A (en) Nonvolatile semiconductor memory device
US6555427B1 (en) Non-volatile semiconductor memory device and manufacturing method thereof
EP0699344B1 (en) EEPROM memory cell
JP4225728B2 (ja) 不揮発性半導体記憶装置の製造方法
US20010045600A1 (en) Semiconductor device containing mos elements and method of fabricating the same
US6518620B2 (en) EEPROM memory cell with increased dielectric integrity
JPH10189783A (ja) 半導体メモリ素子及びその製造方法
JP2004165182A (ja) 半導体装置
JPH0817948A (ja) 半導体装置及びその製造方法
US6268247B1 (en) Memory cell of the EEPROM type having its threshold set by implantation, and fabrication method
US6320218B1 (en) Non-volatile semiconductor memory device and manufacturing method thereof
JP2819975B2 (ja) 不揮発性半導体記憶装置及びその製造方法
US7026685B2 (en) Semiconductor devices having a non-volatile memory transistor and methods for manufacturing the same
JP4605956B2 (ja) 半導体装置の製造方法
JP2877463B2 (ja) 不揮発性半導体記憶装置
JPS6240869B2 (enExample)
JP3398040B2 (ja) 不揮発性半導体記憶装置とその製造方法
JPH0855923A (ja) 半導体メモリ素子の製造方法
KR100789409B1 (ko) 이이피롬 소자 및 그 제조방법
CN100411177C (zh) 浮动栅极非易失性存储器及其制作方法
KR900004731B1 (ko) 불휘발성 반도체 장치와 그 제조방법
US6486507B1 (en) Split gate type memory cell having gate insulating layers appropriately regulated in thickness and process of fabrication thereof
JP3222705B2 (ja) 不揮発性半導体記憶装置及びその製造方法
JP2000196046A (ja) 不揮発性半導体記憶装置およびその製造方法
US20050189580A1 (en) Method of forming a low voltage gate oxide layer and tunnel oxide layer in an EEPROM cell