JPS6239776B2 - - Google Patents
Info
- Publication number
- JPS6239776B2 JPS6239776B2 JP56048773A JP4877381A JPS6239776B2 JP S6239776 B2 JPS6239776 B2 JP S6239776B2 JP 56048773 A JP56048773 A JP 56048773A JP 4877381 A JP4877381 A JP 4877381A JP S6239776 B2 JPS6239776 B2 JP S6239776B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- processing
- request signal
- unit
- interrupt request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/48—Program initiating; Program switching, e.g. by interrupt
- G06F9/4806—Task transfer initiation or dispatching
- G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4877381A JPS57164339A (en) | 1981-04-01 | 1981-04-01 | Information processor |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4877381A JPS57164339A (en) | 1981-04-01 | 1981-04-01 | Information processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57164339A JPS57164339A (en) | 1982-10-08 |
| JPS6239776B2 true JPS6239776B2 (cs) | 1987-08-25 |
Family
ID=12812588
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4877381A Granted JPS57164339A (en) | 1981-04-01 | 1981-04-01 | Information processor |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57164339A (cs) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0252681A (ja) * | 1988-08-12 | 1990-02-22 | Paru:Kk | 装飾用パネル及び該装飾用パネルを使用したパチンコ機の表示装置 |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS59136899A (ja) * | 1983-01-26 | 1984-08-06 | 株式会社日立製作所 | デ−タ処理システム |
| JP2822782B2 (ja) * | 1992-05-20 | 1998-11-11 | 日本電気株式会社 | シングルチップマイクロコンピュータ |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS4992960A (cs) * | 1973-01-10 | 1974-09-04 | ||
| JPS5126426A (cs) * | 1974-08-30 | 1976-03-04 | Hitachi Ltd |
-
1981
- 1981-04-01 JP JP4877381A patent/JPS57164339A/ja active Granted
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0252681A (ja) * | 1988-08-12 | 1990-02-22 | Paru:Kk | 装飾用パネル及び該装飾用パネルを使用したパチンコ機の表示装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57164339A (en) | 1982-10-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2867717B2 (ja) | マイクロコンピュータ | |
| US4602327A (en) | Bus master capable of relinquishing bus on request and retrying bus cycle | |
| CA1260149A (en) | Computer system for controlling virtual machines | |
| JPH0376496B2 (cs) | ||
| EP0475282A2 (en) | Synchronous method and apparatus for processors | |
| JPH0520263A (ja) | データ転送制御装置 | |
| KR100708096B1 (ko) | 버스 시스템 및 그 실행 순서 조정방법 | |
| EP0825539A2 (en) | Data processing device having a DMA function | |
| JPS6239776B2 (cs) | ||
| US5487157A (en) | Microprogrammed microcomputer with high-speed interrupt for DRAM refresh | |
| US20050149771A1 (en) | Processor control circuit, information processing apparatus, and central processing unit | |
| JP2001147821A (ja) | プロセッサ | |
| JPS60252977A (ja) | 情報処理装置 | |
| JP2508026B2 (ja) | タイマ制御方式 | |
| JPS5965306A (ja) | シ−ケンス制御装置 | |
| JP2691560B2 (ja) | D−ramのリフレッシュ制御方式 | |
| JPS6022383B2 (ja) | 入出力制御装置 | |
| JPH05165541A (ja) | 電子回路 | |
| JPH0236971B2 (cs) | ||
| JPH0534700B2 (cs) | ||
| JPH0376497B2 (cs) | ||
| JP2000090045A (ja) | データ転送システム、ダイレクトメモリアクセス制御装置及び方法、並びに記録媒体 | |
| JP2001184326A (ja) | マルチプロセッサスケジューリング方法およびマルチプロセッサスケジューリングを行う計算機システム | |
| JPH06105439B2 (ja) | プログラム管理方式 | |
| JPH0744492A (ja) | データ転送方式 |