JPS6239558B2 - - Google Patents

Info

Publication number
JPS6239558B2
JPS6239558B2 JP1162579A JP1162579A JPS6239558B2 JP S6239558 B2 JPS6239558 B2 JP S6239558B2 JP 1162579 A JP1162579 A JP 1162579A JP 1162579 A JP1162579 A JP 1162579A JP S6239558 B2 JPS6239558 B2 JP S6239558B2
Authority
JP
Japan
Prior art keywords
printed
paste
cut
wiring
perspective
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP1162579A
Other languages
English (en)
Japanese (ja)
Other versions
JPS55103796A (en
Inventor
Isao Masuda
Asao Morikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Niterra Co Ltd
Original Assignee
NGK Spark Plug Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NGK Spark Plug Co Ltd filed Critical NGK Spark Plug Co Ltd
Priority to JP1162579A priority Critical patent/JPS55103796A/ja
Publication of JPS55103796A publication Critical patent/JPS55103796A/ja
Publication of JPS6239558B2 publication Critical patent/JPS6239558B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP1162579A 1979-02-02 1979-02-02 Method of fabricating high packing density multilayer wiring ceramic substrate Granted JPS55103796A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1162579A JPS55103796A (en) 1979-02-02 1979-02-02 Method of fabricating high packing density multilayer wiring ceramic substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1162579A JPS55103796A (en) 1979-02-02 1979-02-02 Method of fabricating high packing density multilayer wiring ceramic substrate

Publications (2)

Publication Number Publication Date
JPS55103796A JPS55103796A (en) 1980-08-08
JPS6239558B2 true JPS6239558B2 (fr) 1987-08-24

Family

ID=11783101

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1162579A Granted JPS55103796A (en) 1979-02-02 1979-02-02 Method of fabricating high packing density multilayer wiring ceramic substrate

Country Status (1)

Country Link
JP (1) JPS55103796A (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5814598A (ja) * 1981-07-17 1983-01-27 日本電気株式会社 配線基板の製造方法

Also Published As

Publication number Publication date
JPS55103796A (en) 1980-08-08

Similar Documents

Publication Publication Date Title
US4806188A (en) Method for fabricating multilayer circuits
US8105453B2 (en) Method for producing multilayer ceramic substrate
US4799984A (en) Method for fabricating multilayer circuits
JPS62501181A (ja) 寸法の安定した内部接続板の製造方法
JP2001060767A (ja) セラミック基板の製造方法および未焼成セラミック基板
JP2000138455A (ja) セラミック多層基板の製造方法
WO2003072325A1 (fr) Procede pour fabriquer un substrat multicouche ceramique et corps multicouche composite cru
KR101805074B1 (ko) 세라믹 다층회로 기판의 제조방법
WO2018030192A1 (fr) Composant électronique en céramique
JP2007053294A (ja) 積層型セラミック電子部品の製造方法
JP2005311156A (ja) コンデンサを内蔵したセラミック多層基板
US6846375B2 (en) Method of manufacturing multilayer ceramic wiring board and conductive paste for use
JP2003204155A (ja) 積層型セラミック電子部品の製造方法
JPS6239558B2 (fr)
JPH0786739A (ja) 多層セラミック基板の製造方法
JP2002185136A (ja) 多層セラミック基板の製造方法
JP4501227B2 (ja) セラミック多層配線基板の製造方法
JPS6259479B2 (fr)
JPH0645758A (ja) 多層セラミック基板およびその製造方法
JPH10294561A (ja) 高脱バインダ性多層配線基板およびその製法
JPH06326470A (ja) 多層セラミック基板の製造方法
JP2515165B2 (ja) 多層配線基板の製造方法
JP2551064B2 (ja) セラミック多層基板の製造方法
JP4038613B2 (ja) 多層セラミック基板の製造方法
JP2569716B2 (ja) 多層厚膜ic基板の製造法