JPS6238891B2 - - Google Patents
Info
- Publication number
- JPS6238891B2 JPS6238891B2 JP1935479A JP1935479A JPS6238891B2 JP S6238891 B2 JPS6238891 B2 JP S6238891B2 JP 1935479 A JP1935479 A JP 1935479A JP 1935479 A JP1935479 A JP 1935479A JP S6238891 B2 JPS6238891 B2 JP S6238891B2
- Authority
- JP
- Japan
- Prior art keywords
- channel type
- inverter
- field effect
- insulated gate
- type insulated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005669 field effect Effects 0.000 claims description 23
- 238000009413 insulation Methods 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
- 230000005540 biological transmission Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000008054 signal transmission Effects 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/3568—Multistable circuits
Landscapes
- Logic Circuits (AREA)
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1935479A JPS55112042A (en) | 1979-02-21 | 1979-02-21 | 1/3-divider circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1935479A JPS55112042A (en) | 1979-02-21 | 1979-02-21 | 1/3-divider circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55112042A JPS55112042A (en) | 1980-08-29 |
JPS6238891B2 true JPS6238891B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1987-08-20 |
Family
ID=11997036
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1935479A Granted JPS55112042A (en) | 1979-02-21 | 1979-02-21 | 1/3-divider circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55112042A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102291120B (zh) * | 2011-06-17 | 2013-12-04 | 宁波大学 | 一种三值绝热d触发器及四位三值绝热同步可逆计数器 |
-
1979
- 1979-02-21 JP JP1935479A patent/JPS55112042A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS55112042A (en) | 1980-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3524077A (en) | Translating information with multi-phase clock signals | |
JPH0693608B2 (ja) | Cmos d形フリツプフロツプ回路 | |
US4316106A (en) | Dynamic ratioless circuitry for random logic applications | |
JPH035692B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US6573775B2 (en) | Integrated circuit flip-flops that utilize master and slave latched sense amplifiers | |
US3999081A (en) | Clock-controlled gate circuit | |
JP2000114942A (ja) | ディレイ回路 | |
US4101790A (en) | Shift register with reduced number of components | |
US6762637B2 (en) | Edge-triggered d-flip-flop circuit | |
US4394586A (en) | Dynamic divider circuit | |
US6700425B1 (en) | Multi-phase clock generators that utilize differential signals to achieve reduced setup and hold times | |
JP3502116B2 (ja) | 単一ワイヤクロックを有する2段cmosラッチ回路 | |
US3708688A (en) | Circuit for eliminating spurious outputs due to interelectrode capacitance in driver igfet circuits | |
US4001601A (en) | Two bit partitioning circuit for a dynamic, programmed logic array | |
US4599528A (en) | Self booting logical or circuit | |
JPS6238891B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
US5994936A (en) | RS flip-flop with enable inputs | |
JPH05206791A (ja) | D型フリップフロップ | |
JP2699496B2 (ja) | 出力回路 | |
US3591857A (en) | Most translating and gating circuit | |
JPS622485B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | ||
JP3235105B2 (ja) | 演算回路 | |
JPS61214817A (ja) | Cmos集積回路 | |
JPS5821236Y2 (ja) | 集積回路装置 | |
GB2069785A (en) | Ratioless logic circuit |