JPS6235197B2 - - Google Patents

Info

Publication number
JPS6235197B2
JPS6235197B2 JP56179930A JP17993081A JPS6235197B2 JP S6235197 B2 JPS6235197 B2 JP S6235197B2 JP 56179930 A JP56179930 A JP 56179930A JP 17993081 A JP17993081 A JP 17993081A JP S6235197 B2 JPS6235197 B2 JP S6235197B2
Authority
JP
Japan
Prior art keywords
latch
timing
signal
time
groups
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56179930A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5883394A (ja
Inventor
Seiichi Kawashima
Bunichi Fujita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP56179930A priority Critical patent/JPS5883394A/ja
Publication of JPS5883394A publication Critical patent/JPS5883394A/ja
Publication of JPS6235197B2 publication Critical patent/JPS6235197B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements

Landscapes

  • Shift Register Type Memory (AREA)
  • Logic Circuits (AREA)
JP56179930A 1981-11-09 1981-11-09 半導体集積回路の信号伝送方式 Granted JPS5883394A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56179930A JPS5883394A (ja) 1981-11-09 1981-11-09 半導体集積回路の信号伝送方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56179930A JPS5883394A (ja) 1981-11-09 1981-11-09 半導体集積回路の信号伝送方式

Publications (2)

Publication Number Publication Date
JPS5883394A JPS5883394A (ja) 1983-05-19
JPS6235197B2 true JPS6235197B2 (OSRAM) 1987-07-31

Family

ID=16074409

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56179930A Granted JPS5883394A (ja) 1981-11-09 1981-11-09 半導体集積回路の信号伝送方式

Country Status (1)

Country Link
JP (1) JPS5883394A (OSRAM)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0760400B2 (ja) * 1986-01-07 1995-06-28 株式会社日立製作所 論理回路の診断方法
JPH0777340B2 (ja) * 1986-10-13 1995-08-16 三菱電機株式会社 半導体集積回路装置
JP2604740B2 (ja) * 1987-03-23 1997-04-30 日本電気株式会社 アナログ−デジタル変換器

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS55163691A (en) * 1979-06-05 1980-12-19 Sony Corp Shift register

Also Published As

Publication number Publication date
JPS5883394A (ja) 1983-05-19

Similar Documents

Publication Publication Date Title
US7249290B2 (en) Deskew circuit and disk array control device using the deskew circuit, and deskew method
US6748039B1 (en) System and method for synchronizing a skip pattern and initializing a clock forwarding interface in a multiple-clock system
US5793227A (en) Synchronizing logic avoiding metastability
US4835728A (en) Deterministic clock control apparatus for a data processing system
US7198197B2 (en) Method and apparatus for data acquisition
KR100322721B1 (ko) 버스 내의 스큐를 경감시키는 시스템 및 방법
JP2000187522A (ja) Ｄｄｒタイミングのためのデ―タクロック待ち時間補償回路及び方法
JPH11316706A (ja) データ高速転送同期システム及びデータ高速転送同期方法
US4945516A (en) Write control circuit for a high-speed memory device
JP2928866B2 (ja) プログラマブルなデータ転送タイミング
JP2914267B2 (ja) 集積回路のデータ転送方法およびその装置
KR100711131B1 (ko) 복수의 클록 도메인을 구비한 시스템을 위한 데이터 전송 장치
US5291070A (en) Microprocessor synchronous timing system
US7178048B2 (en) System and method for signal synchronization based on plural clock signals
US8284880B2 (en) Clock data recovery circuit and method for operating the same
JPS6235197B2 (OSRAM)
US6928574B1 (en) System and method for transferring data from a lower frequency clock domain to a higher frequency clock domain
US6760392B1 (en) Method and apparatus to provide fixed latency early response in a system with multiple clock domains with fixable clock ratios
US6747490B1 (en) Sampling pulse generation
TWI806487B (zh) 信號同步系統
JP2002300009A (ja) Ｄ型フリップフロップ回路装置
US5303365A (en) Clock generation in a multi-chip computer system
US6918047B1 (en) Apparatus for high data rate synchronous interface using a delay locked loop to synchronize a clock signal and a method thereof
US7010072B2 (en) Aligned clock forwarding scheme
KR100224759B1 (ko) 시리얼 커맨드를 갖는 반도체 메모리 장치의 입력버퍼