JPS6235190B2 - - Google Patents

Info

Publication number
JPS6235190B2
JPS6235190B2 JP54130144A JP13014479A JPS6235190B2 JP S6235190 B2 JPS6235190 B2 JP S6235190B2 JP 54130144 A JP54130144 A JP 54130144A JP 13014479 A JP13014479 A JP 13014479A JP S6235190 B2 JPS6235190 B2 JP S6235190B2
Authority
JP
Japan
Prior art keywords
output
inputs
terminal
output terminals
decoder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54130144A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5654681A (en
Inventor
Kazuo Tokushige
Toshio Eguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP13014479A priority Critical patent/JPS5654681A/ja
Publication of JPS5654681A publication Critical patent/JPS5654681A/ja
Publication of JPS6235190B2 publication Critical patent/JPS6235190B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
JP13014479A 1979-10-09 1979-10-09 Decoding circuit Granted JPS5654681A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13014479A JPS5654681A (en) 1979-10-09 1979-10-09 Decoding circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13014479A JPS5654681A (en) 1979-10-09 1979-10-09 Decoding circuit

Publications (2)

Publication Number Publication Date
JPS5654681A JPS5654681A (en) 1981-05-14
JPS6235190B2 true JPS6235190B2 (enExample) 1987-07-31

Family

ID=15027017

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13014479A Granted JPS5654681A (en) 1979-10-09 1979-10-09 Decoding circuit

Country Status (1)

Country Link
JP (1) JPS5654681A (enExample)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6059588A (ja) * 1983-09-12 1985-04-05 Hitachi Ltd 半導体記憶装置
JPS61237294A (ja) * 1985-04-12 1986-10-22 Hitachi Ltd ダイナミツク型ｒａｍ
JPS62117187A (ja) * 1985-11-15 1987-05-28 Mitsubishi Electric Corp ２ポ−ト半導体記憶装置
JPS63285793A (ja) * 1987-05-18 1988-11-22 Mitsubishi Electric Corp デコ−ダ回路

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS528739A (en) * 1975-07-10 1977-01-22 Fujitsu Ltd Electronic circuit

Also Published As

Publication number Publication date
JPS5654681A (en) 1981-05-14

Similar Documents

Publication Publication Date Title
US4953127A (en) Semiconductor memory having different read and write word line voltage levels
JPS6228516B2 (enExample)
US4354256A (en) Semiconductor memory device
JPH0479080B2 (enExample)
JP2560020B2 (ja) 半導体記憶装置
JPS63200391A (ja) スタテイツク型半導体メモリ
JPS6059588A (ja) 半導体記憶装置
JP2865078B2 (ja) 半導体記憶装置
US4023149A (en) Static storage technique for four transistor IGFET memory cell
JP2755450B2 (ja) メモリを有する集積回路
JPH0529990B2 (enExample)
JPH0325875B2 (enExample)
JPS6235190B2 (enExample)
CN107799141A (zh) 存储器结构
JPS5894187A (ja) 半導体記憶装置
JPS6146918B2 (enExample)
KR100190366B1 (ko) 반도체 메모리 장치 및 그 전원인가방법
JPH0574158B2 (enExample)
JPH02244479A (ja) 半導体メモリ装置
US5278802A (en) Decoding global drive/boot signals using local predecoders
US5012451A (en) ROM circuit
JPS6228517B2 (enExample)
JPH0728640Y2 (ja) 半導体集積回路装置
JPH0413798B2 (enExample)
US5943274A (en) Method and apparatus for amplifying a signal to produce a latched digital signal