JPS6235149B2 - - Google Patents

Info

Publication number
JPS6235149B2
JPS6235149B2 JP55037975A JP3797580A JPS6235149B2 JP S6235149 B2 JPS6235149 B2 JP S6235149B2 JP 55037975 A JP55037975 A JP 55037975A JP 3797580 A JP3797580 A JP 3797580A JP S6235149 B2 JPS6235149 B2 JP S6235149B2
Authority
JP
Japan
Prior art keywords
processor
output
interrupt
circuit
name
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55037975A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56135223A (en
Inventor
Masahiko Koike
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP3797580A priority Critical patent/JPS56135223A/ja
Publication of JPS56135223A publication Critical patent/JPS56135223A/ja
Publication of JPS6235149B2 publication Critical patent/JPS6235149B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP3797580A 1980-03-25 1980-03-25 Interruption device Granted JPS56135223A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3797580A JPS56135223A (en) 1980-03-25 1980-03-25 Interruption device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3797580A JPS56135223A (en) 1980-03-25 1980-03-25 Interruption device

Publications (2)

Publication Number Publication Date
JPS56135223A JPS56135223A (en) 1981-10-22
JPS6235149B2 true JPS6235149B2 (enExample) 1987-07-30

Family

ID=12512562

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3797580A Granted JPS56135223A (en) 1980-03-25 1980-03-25 Interruption device

Country Status (1)

Country Link
JP (1) JPS56135223A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0260757U (enExample) * 1988-10-27 1990-05-07

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0260757U (enExample) * 1988-10-27 1990-05-07

Also Published As

Publication number Publication date
JPS56135223A (en) 1981-10-22

Similar Documents

Publication Publication Date Title
US4214305A (en) Multi-processor data processing system
US4959781A (en) System for assigning interrupts to least busy processor that already loaded same class of interrupt routines
US4737932A (en) Processor
US5410715A (en) Interrupt controller with selectable interrupt nesting function
JPS5812611B2 (ja) デ−タテンソウセイギヨホウシキ
US5542110A (en) DMA controller which releases buses to external devices without relinquishing the bus utility right
US5089953A (en) Control and arbitration unit
US5544333A (en) System for assigning and identifying devices on bus within predetermined period of time without requiring host to do the assignment
US3411147A (en) Apparatus for executing halt instructions in a multi-program processor
JPS6235149B2 (enExample)
US6192441B1 (en) Apparatus for postponing processing of interrupts by a microprocessor
KR100266883B1 (ko) 데이타 버퍼가 부착된 smp 메모리 제어기에 있어서의 대기시간이 짧은 제1 데이타 억세스
EP0327782A1 (en) Bus controller command block processing system
JP3506920B2 (ja) 全命令トレースデータの２次記憶装置への格納競合防止方法
JPS6029141B2 (ja) 結合装置
JPH0283779A (ja) ベクトル処理装置の命令実行制御方式
JPS6239792B2 (enExample)
JP3273191B2 (ja) データ転送装置
JPS5840619A (ja) シ−ケンスコントロ−ラおよびその制御方法
JPS5845050B2 (ja) バス集中監視方式
JP2825589B2 (ja) バス制御方式
JPS61101865A (ja) マルチマイクロプロセツサシステム
JP2632859B2 (ja) メモリアクセス制御回路
JPH0795276B2 (ja) 情報処理装置
JPS6016655B2 (ja) 入出力装置アクセス制御方式