JPS6230653B2 - - Google Patents
Info
- Publication number
- JPS6230653B2 JPS6230653B2 JP16913782A JP16913782A JPS6230653B2 JP S6230653 B2 JPS6230653 B2 JP S6230653B2 JP 16913782 A JP16913782 A JP 16913782A JP 16913782 A JP16913782 A JP 16913782A JP S6230653 B2 JPS6230653 B2 JP S6230653B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- register
- direct
- memory
- addressing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57169137A JPS5957347A (ja) | 1982-09-27 | 1982-09-27 | メモリアドレス制御装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57169137A JPS5957347A (ja) | 1982-09-27 | 1982-09-27 | メモリアドレス制御装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5957347A JPS5957347A (ja) | 1984-04-02 |
| JPS6230653B2 true JPS6230653B2 (enExample) | 1987-07-03 |
Family
ID=15880966
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57169137A Granted JPS5957347A (ja) | 1982-09-27 | 1982-09-27 | メモリアドレス制御装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5957347A (enExample) |
-
1982
- 1982-09-27 JP JP57169137A patent/JPS5957347A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5957347A (ja) | 1984-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4654781A (en) | Byte addressable memory for variable length instructions and data | |
| US5319763A (en) | Data processor with concurrent static and dynamic masking of operand information and method therefor | |
| US5341500A (en) | Data processor with combined static and dynamic masking of operand for breakpoint operation | |
| US5574880A (en) | Mechanism for performing wrap-around reads during split-wordline reads | |
| JPH0248931B2 (enExample) | ||
| JPH0844565A (ja) | レジスタファイル装置及びレジスタファイルアクセス方法 | |
| US5117488A (en) | Microprogram controlled microprocessor having a selectively expandable instruction code length including independent description of operand addressing and a type of operation for an operand by single instruction in a common coding scheme | |
| JPS6230653B2 (enExample) | ||
| GB2108737A (en) | Byte addressable memory for variable length instructions and data | |
| JPH0447349A (ja) | データ記憶装置 | |
| US6363469B1 (en) | Address generation apparatus | |
| JP2860655B2 (ja) | 並列命令実行型プロセッサ | |
| JPS6148174B2 (enExample) | ||
| JPS6155755A (ja) | メモリ制御装置 | |
| JP2954988B2 (ja) | 情報処理装置 | |
| JP3031581B2 (ja) | ランダムアクセスメモリおよび情報処理装置 | |
| JPS62208145A (ja) | アドレス指定方式 | |
| JPH0619710B2 (ja) | レジスタ制御方式 | |
| JPS6320631A (ja) | レジスタ選択方式 | |
| JPS62210541A (ja) | レジスタ選択方式 | |
| JPH0338612B2 (enExample) | ||
| JPS6329295B2 (enExample) | ||
| JPS6388657A (ja) | メモリ装置 | |
| JPH05151076A (ja) | メモリアドレス拡張制御方式 | |
| JPH07122814B2 (ja) | シ−ケンスコントロ−ラ |