JPS6229886B2 - - Google Patents

Info

Publication number
JPS6229886B2
JPS6229886B2 JP56180999A JP18099981A JPS6229886B2 JP S6229886 B2 JPS6229886 B2 JP S6229886B2 JP 56180999 A JP56180999 A JP 56180999A JP 18099981 A JP18099981 A JP 18099981A JP S6229886 B2 JPS6229886 B2 JP S6229886B2
Authority
JP
Japan
Prior art keywords
laminated
magnetic layer
winding
conductive pattern
conductive patterns
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP56180999A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5884412A (ja
Inventor
Minoru Takatani
Seiji Sasaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TDK Corp
Original Assignee
TDK Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by TDK Corp filed Critical TDK Corp
Priority to JP18099981A priority Critical patent/JPS5884412A/ja
Publication of JPS5884412A publication Critical patent/JPS5884412A/ja
Publication of JPS6229886B2 publication Critical patent/JPS6229886B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01FMAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
    • H01F17/00Fixed inductances of the signal type
    • H01F17/0006Printed inductances

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Coils Or Transformers For Communication (AREA)
JP18099981A 1981-11-13 1981-11-13 積層インダクタ Granted JPS5884412A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18099981A JPS5884412A (ja) 1981-11-13 1981-11-13 積層インダクタ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18099981A JPS5884412A (ja) 1981-11-13 1981-11-13 積層インダクタ

Publications (2)

Publication Number Publication Date
JPS5884412A JPS5884412A (ja) 1983-05-20
JPS6229886B2 true JPS6229886B2 (enrdf_load_stackoverflow) 1987-06-29

Family

ID=16092958

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18099981A Granted JPS5884412A (ja) 1981-11-13 1981-11-13 積層インダクタ

Country Status (1)

Country Link
JP (1) JPS5884412A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014022426A (ja) * 2012-07-13 2014-02-03 Panasonic Corp 積層インダクタ
JPWO2015002116A1 (ja) * 2013-07-01 2017-02-23 株式会社村田製作所 積層型インダクタ素子の製造方法
US10707016B2 (en) 2016-09-26 2020-07-07 Murata Manufacturing Co., Ltd. Method of manufacturing laminated electronic component
US10937583B2 (en) 2016-09-26 2021-03-02 Murata Manufacturing Co., Ltd. Laminated electronic component
US11011291B2 (en) 2016-09-26 2021-05-18 Murata Manufacturing Co., Ltd. Laminated electronic component

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6392840B1 (en) * 1997-12-08 2002-05-21 International Business Machines Corporation Planarized side by side design of an inductive writer and single metallic magnetoresistive reader

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014022426A (ja) * 2012-07-13 2014-02-03 Panasonic Corp 積層インダクタ
JPWO2015002116A1 (ja) * 2013-07-01 2017-02-23 株式会社村田製作所 積層型インダクタ素子の製造方法
US10707016B2 (en) 2016-09-26 2020-07-07 Murata Manufacturing Co., Ltd. Method of manufacturing laminated electronic component
US10937583B2 (en) 2016-09-26 2021-03-02 Murata Manufacturing Co., Ltd. Laminated electronic component
US11011291B2 (en) 2016-09-26 2021-05-18 Murata Manufacturing Co., Ltd. Laminated electronic component

Also Published As

Publication number Publication date
JPS5884412A (ja) 1983-05-20

Similar Documents

Publication Publication Date Title
US6630881B1 (en) Method for producing multi-layered chip inductor
JP2539367Y2 (ja) 積層型電子部品
JP2999374B2 (ja) 積層チップインダクタ
US4626816A (en) Multilayer series-connected coil assembly on a wafer and method of manufacture
JPH11288839A (ja) 積層チップ型電子部品及びその製造方法
JPS6229886B2 (enrdf_load_stackoverflow)
JPH0363205B2 (enrdf_load_stackoverflow)
JPH03156905A (ja) 積層形コンデンサを用いた電子部品
JPH104015A (ja) 電子部品
US6597056B1 (en) Laminated chip component and manufacturing method
JPH08288606A (ja) 金属コア型のプリント基板およびその製造方法および電気回路基板
JPH07176430A (ja) 積層インダクタとその製造方法
JPH0757935A (ja) 積層チップインダクタ
JPS587609Y2 (ja) 積層トランス
JP2539694B2 (ja) Lc複合モジュ―ルの製造方法
JPS6344972Y2 (enrdf_load_stackoverflow)
JP2588111Y2 (ja) 積層複合電子部品
JPH01102990A (ja) 小形電子部品実装回路
JPS5943689Y2 (ja) 積層トランス
JPS6347248B2 (enrdf_load_stackoverflow)
JPH0137844B2 (enrdf_load_stackoverflow)
JPH0410657Y2 (enrdf_load_stackoverflow)
JPH0347341Y2 (enrdf_load_stackoverflow)
JPH1083752A (ja) リードリレー
JP3649668B2 (ja) チップ型ネットワーク抵抗器のトリミング方法