JPS6226743B2 - - Google Patents
Info
- Publication number
- JPS6226743B2 JPS6226743B2 JP5279482A JP5279482A JPS6226743B2 JP S6226743 B2 JPS6226743 B2 JP S6226743B2 JP 5279482 A JP5279482 A JP 5279482A JP 5279482 A JP5279482 A JP 5279482A JP S6226743 B2 JPS6226743 B2 JP S6226743B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- way
- output
- gate
- address
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000000034 method Methods 0.000 claims description 11
- 230000001360 synchronised effect Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 7
- 230000000630 rising effect Effects 0.000 description 4
- 230000001143 conditioned effect Effects 0.000 description 3
- 102100040844 Dual specificity protein kinase CLK2 Human genes 0.000 description 1
- 102100040856 Dual specificity protein kinase CLK3 Human genes 0.000 description 1
- 101000749291 Homo sapiens Dual specificity protein kinase CLK2 Proteins 0.000 description 1
- 101000749304 Homo sapiens Dual specificity protein kinase CLK3 Proteins 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
Landscapes
- Information Transfer Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5279482A JPS58169387A (ja) | 1982-03-31 | 1982-03-31 | デ−タ転送方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5279482A JPS58169387A (ja) | 1982-03-31 | 1982-03-31 | デ−タ転送方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58169387A JPS58169387A (ja) | 1983-10-05 |
JPS6226743B2 true JPS6226743B2 (US07534539-20090519-C00280.png) | 1987-06-10 |
Family
ID=12924737
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5279482A Granted JPS58169387A (ja) | 1982-03-31 | 1982-03-31 | デ−タ転送方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58169387A (US07534539-20090519-C00280.png) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0327672U (US07534539-20090519-C00280.png) * | 1989-03-29 | 1991-03-20 | ||
JPH0513864B2 (US07534539-20090519-C00280.png) * | 1988-07-02 | 1993-02-23 | Daiwa Kk |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60204053A (ja) * | 1984-03-27 | 1985-10-15 | Fujitsu Ltd | 転送デ−タの選択制御方式 |
-
1982
- 1982-03-31 JP JP5279482A patent/JPS58169387A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0513864B2 (US07534539-20090519-C00280.png) * | 1988-07-02 | 1993-02-23 | Daiwa Kk | |
JPH0327672U (US07534539-20090519-C00280.png) * | 1989-03-29 | 1991-03-20 |
Also Published As
Publication number | Publication date |
---|---|
JPS58169387A (ja) | 1983-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100540487B1 (ko) | 데이터 출력제어회로 | |
US5818886A (en) | Pulse synchronizing module | |
US6252441B1 (en) | Synchronous data sampling circuit | |
KR100535649B1 (ko) | 디디알 메모리 소자의 디큐에스 신호 생성 회로 및 생성방법 | |
JP2695535B2 (ja) | タイマ入力制御回路及びカウンタ制御回路 | |
US5864252A (en) | Synchronous circuit with improved clock to data output access time | |
JP2641276B2 (ja) | 2段式同期装置 | |
JPS6226743B2 (US07534539-20090519-C00280.png) | ||
US5978295A (en) | Sequential access memories | |
JPS6323581B2 (US07534539-20090519-C00280.png) | ||
KR100976406B1 (ko) | 플립플롭 및 그를 포함하는 반도체 메모리 장치 | |
JP3305975B2 (ja) | アドレスカウンタ回路及び半導体メモリ装置 | |
JP2646561B2 (ja) | クロック分配回路 | |
KR20010006850A (ko) | 스큐 포인터 발생 회로 및 방법 | |
JPH10340596A (ja) | データ記憶装置および半導体記憶装置 | |
JP2634609B2 (ja) | データ転送装置 | |
JP2000011637A (ja) | Fifo型記憶装置 | |
JP2544886B2 (ja) | デ―タ転送システムおよびデ―タ転送方法 | |
JPH0637627A (ja) | カウンタ読込み方式 | |
JP2000353939A (ja) | クロック信号同期式フリップフロップ回路 | |
KR100196225B1 (ko) | 인터페이스 회로 | |
JP2719227B2 (ja) | 処理装置 | |
JP2504949B2 (ja) | シフトレジスタ | |
JPS58214938A (ja) | サイクリツクデ−タ転送におけるダイレクトメモリアクセス方式 | |
JPH04358397A (ja) | 半導体記憶装置 |