JPS6226493B2 - - Google Patents
Info
- Publication number
- JPS6226493B2 JPS6226493B2 JP56071471A JP7147181A JPS6226493B2 JP S6226493 B2 JPS6226493 B2 JP S6226493B2 JP 56071471 A JP56071471 A JP 56071471A JP 7147181 A JP7147181 A JP 7147181A JP S6226493 B2 JPS6226493 B2 JP S6226493B2
- Authority
- JP
- Japan
- Prior art keywords
- status
- signal
- error
- output
- storage unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/073—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in a memory management context, e.g. virtual memory or cache management
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0766—Error or fault reporting or storing
- G06F11/0772—Means for error signaling, e.g. using interrupts, exception flags, dedicated error registers
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
- G06F11/1402—Saving, restoring, recovering or retrying
- G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
- G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1684—Details of memory controller using multiple buses
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
- G11C29/26—Accessing multiple arrays
- G11C29/28—Dependent multiple arrays, e.g. multi-bit arrays
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Hardware Redundancy (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56071471A JPS57189396A (en) | 1981-05-14 | 1981-05-14 | Controller for plural storage parts in data processing system |
| US06/377,000 US4488223A (en) | 1981-05-14 | 1982-05-11 | Control apparatus for a plurality of memory units |
| EP82104206A EP0066147B1 (en) | 1981-05-14 | 1982-05-13 | Control method and apparatus for a plurality of memory units |
| DE8282104206T DE3279289D1 (en) | 1981-05-14 | 1982-05-13 | Control method and apparatus for a plurality of memory units |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56071471A JPS57189396A (en) | 1981-05-14 | 1981-05-14 | Controller for plural storage parts in data processing system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57189396A JPS57189396A (en) | 1982-11-20 |
| JPS6226493B2 true JPS6226493B2 (index.php) | 1987-06-09 |
Family
ID=13461551
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56071471A Granted JPS57189396A (en) | 1981-05-14 | 1981-05-14 | Controller for plural storage parts in data processing system |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4488223A (index.php) |
| EP (1) | EP0066147B1 (index.php) |
| JP (1) | JPS57189396A (index.php) |
| DE (1) | DE3279289D1 (index.php) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE1019594B (de) * | 1954-09-04 | 1957-11-14 | Tipp & Co | Fuer den Antrieb eines Fahrspielzeuges dienender Elektromotor |
| JPS59112498A (ja) * | 1982-12-20 | 1984-06-28 | Mitsubishi Electric Corp | 二重化共有メモリ装置 |
| DE3782893T2 (de) * | 1986-09-10 | 1993-04-08 | Nippon Electric Co | Informationsverarbeitungssystem, faehig zur verminderung ungueltiger speicheroperationen durch erkennung von hauptspeicherfehlern. |
| US5434979A (en) * | 1987-02-27 | 1995-07-18 | Unisys Corporation | Disk drive controller |
| JPH0616617B2 (ja) * | 1987-12-07 | 1994-03-02 | 富士通株式会社 | 初期条件設定方法 |
| GB2251502B (en) * | 1990-11-07 | 1995-06-14 | Nonstop Networks Limited | Data-loss prevention products |
| US7882388B2 (en) * | 2008-08-21 | 2011-02-01 | Sierra Wireless America, Inc. | Dual independent non volatile memory systems |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US932005A (en) * | 1903-07-31 | 1909-08-24 | United Shoe Machinery Ab | Machine for making lacing-hooks. |
| US3387276A (en) * | 1965-08-13 | 1968-06-04 | Sperry Rand Corp | Off-line memory test |
| US3668644A (en) * | 1970-02-09 | 1972-06-06 | Burroughs Corp | Failsafe memory system |
| US3905023A (en) * | 1973-08-15 | 1975-09-09 | Burroughs Corp | Large scale multi-level information processing system employing improved failsaft techniques |
| US3950729A (en) * | 1973-08-31 | 1976-04-13 | Nasa | Shared memory for a fault-tolerant computer |
| US3934227A (en) * | 1973-12-05 | 1976-01-20 | Digital Computer Controls, Inc. | Memory correction system |
| UST932005I4 (en) | 1973-12-28 | 1975-03-04 | Detection op possibly erroneous segments following failures in primary storage | |
| US4010450A (en) * | 1975-03-26 | 1977-03-01 | Honeywell Information Systems, Inc. | Fail soft memory |
| US4044337A (en) * | 1975-12-23 | 1977-08-23 | International Business Machines Corporation | Instruction retry mechanism for a data processing system |
| JPS52124826A (en) * | 1976-04-12 | 1977-10-20 | Fujitsu Ltd | Memory unit |
| CA1102007A (en) * | 1979-05-15 | 1981-05-26 | Prem L. Sood | Duplicated memory system having status indication |
-
1981
- 1981-05-14 JP JP56071471A patent/JPS57189396A/ja active Granted
-
1982
- 1982-05-11 US US06/377,000 patent/US4488223A/en not_active Expired - Lifetime
- 1982-05-13 EP EP82104206A patent/EP0066147B1/en not_active Expired
- 1982-05-13 DE DE8282104206T patent/DE3279289D1/de not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| EP0066147A2 (en) | 1982-12-08 |
| EP0066147B1 (en) | 1988-12-14 |
| US4488223A (en) | 1984-12-11 |
| EP0066147A3 (en) | 1985-05-15 |
| DE3279289D1 (en) | 1989-01-19 |
| JPS57189396A (en) | 1982-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4456993A (en) | Data processing system with error processing apparatus and error processing method | |
| US4253147A (en) | Memory unit with pipelined cycle of operations | |
| US4007448A (en) | Drive for connection to multiple controllers in a digital data secondary storage facility | |
| CN110147343B (zh) | 一种全比较的Lockstep处理器架构 | |
| JPS6226493B2 (index.php) | ||
| JPH06131244A (ja) | 共有メモリの非同期アクセス方式 | |
| JP2941387B2 (ja) | 多重化装置の一致化制御方式 | |
| JPH05189296A (ja) | 単一のビットメモリに対する同時書き込みアクセス装置 | |
| KR940001702B1 (ko) | 래치를 이용한 듀얼 쓰기장치 및 방법 | |
| US20220121360A1 (en) | System for controlling memory operations in system-on-chips | |
| JPS599927B2 (ja) | デ−タ転送制御方式 | |
| JPS59112496A (ja) | メモリ複写方式 | |
| JPS6252340B2 (index.php) | ||
| JP3177990B2 (ja) | 二重化メモリの診断装置 | |
| JPH02245954A (ja) | 半導体記憶装置 | |
| SU1571599A1 (ru) | Устройство дл сопр жени процессора с многоблочной пам тью | |
| JPH07168673A (ja) | 二重化システム装置 | |
| JPS6336428Y2 (index.php) | ||
| JPS59177647A (ja) | ステ−タス確認制御方式 | |
| JPH04257957A (ja) | バス切替制御におけるエラー処理方式 | |
| JPS58169398A (ja) | メモリ・システム | |
| JPS6175445A (ja) | 記憶制御方式 | |
| JPS58149540A (ja) | 制御記憶装置 | |
| JPS6292042A (ja) | 記憶装置 | |
| JPH03144739A (ja) | 二重化記憶装置へのデータ転写制御方式 |