JPS62249266A - 半導体記憶装置 - Google Patents

半導体記憶装置

Info

Publication number
JPS62249266A
JPS62249266A JP9219586A JP9219586A JPS62249266A JP S62249266 A JPS62249266 A JP S62249266A JP 9219586 A JP9219586 A JP 9219586A JP 9219586 A JP9219586 A JP 9219586A JP S62249266 A JPS62249266 A JP S62249266A
Authority
JP
Japan
Prior art keywords
dual port
processor
register
bus
address
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP9219586A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0574866B2 (cg-RX-API-DMAC7.html
Inventor
Akitoshi Kitazawa
北沢　昭俊
Shozo Mitarai
御手洗　省三
Toshiyuki Tojo
東條　敏幸
Tatsuaki Ueno
上野　達彰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Microcomputer System Ltd
Hitachi Ltd
Original Assignee
Hitachi Ltd
Hitachi Microcomputer Engineering Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd, Hitachi Microcomputer Engineering Ltd filed Critical Hitachi Ltd
Priority to JP9219586A priority Critical patent/JPS62249266A/ja
Publication of JPS62249266A publication Critical patent/JPS62249266A/ja
Publication of JPH0574866B2 publication Critical patent/JPH0574866B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Information Transfer Systems (AREA)
JP9219586A 1986-04-23 1986-04-23 半導体記憶装置 Granted JPS62249266A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9219586A JPS62249266A (ja) 1986-04-23 1986-04-23 半導体記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9219586A JPS62249266A (ja) 1986-04-23 1986-04-23 半導体記憶装置

Publications (2)

Publication Number Publication Date
JPS62249266A true JPS62249266A (ja) 1987-10-30
JPH0574866B2 JPH0574866B2 (cg-RX-API-DMAC7.html) 1993-10-19

Family

ID=14047662

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9219586A Granted JPS62249266A (ja) 1986-04-23 1986-04-23 半導体記憶装置

Country Status (1)

Country Link
JP (1) JPS62249266A (cg-RX-API-DMAC7.html)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008034026A (ja) * 2006-07-28 2008-02-14 Hitachi Ulsi Systems Co Ltd 半導体装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008034026A (ja) * 2006-07-28 2008-02-14 Hitachi Ulsi Systems Co Ltd 半導体装置

Also Published As

Publication number Publication date
JPH0574866B2 (cg-RX-API-DMAC7.html) 1993-10-19

Similar Documents

Publication Publication Date Title
US5412788A (en) Memory bank management and arbitration in multiprocessor computer system
US5673399A (en) System and method for enhancement of system bus to mezzanine bus transactions
US6175888B1 (en) Dual host bridge with peer to peer support
EP0428330A2 (en) Computer interface circuit
US6628662B1 (en) Method and system for multilevel arbitration in a non-blocking crossbar switch
CA2478570A1 (en) Data processing apparatus and system and method for controlling memory access
US5566345A (en) SCSI bus capacity expansion controller using gating circuits to arbitrate DMA requests from a plurality of disk drives
US7058740B2 (en) Effective bus utilization using multiple buses and multiple bus controllers
US6959354B2 (en) Effective bus utilization using multiple bus interface circuits and arbitration logic circuit
JPS62249266A (ja) 半導体記憶装置
EP0587370A1 (en) Method and apparatus for software sharing between multiple controllers
JPS6184767A (ja) システム間結合方式
JPH0351943A (ja) 高速バスと低速バスのバスライン共用化方式
JP2705955B2 (ja) 並列情報処理装置
JPS63175964A (ja) 共有メモリ
US20050071576A1 (en) Data processing apparatus and system and method for controlling memory access
JPH05120207A (ja) デ−タ転送方式
KR100210404B1 (ko) 공유 메모리 억세스 제어장치
JPH03125252A (ja) データ処理システム
JPH03268052A (ja) Ｉ／ｏバスアダプタ
JPS6257050A (ja) 共有メモリ装置
JPH02133853A (ja) 情報処理装置
JPH039453A (ja) データ転送制御装置
JPH01145752A (ja) バス制御方式
JPH10207825A (ja) データ転送装置