JPS62249253A - Diagnosis method for content of read only memory - Google Patents
Diagnosis method for content of read only memoryInfo
- Publication number
- JPS62249253A JPS62249253A JP61093955A JP9395586A JPS62249253A JP S62249253 A JPS62249253 A JP S62249253A JP 61093955 A JP61093955 A JP 61093955A JP 9395586 A JP9395586 A JP 9395586A JP S62249253 A JPS62249253 A JP S62249253A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- initial
- rom
- read
- diagnosis
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 47
- 238000003745 diagnosis Methods 0.000 title abstract description 28
- 238000004364 calculation method Methods 0.000 claims abstract description 26
- 230000005856 abnormality Effects 0.000 claims abstract description 17
- 238000001514 detection method Methods 0.000 claims description 3
- 230000009977 dual effect Effects 0.000 claims description 2
- 238000013500 data storage Methods 0.000 description 8
- 230000000737 periodic effect Effects 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
この発明は2系統のマイクロプロセッサで構成した2亘
系システムにおいて、リードオンリーメモリ(以下RO
Mという)の内容の変化による異常の検出を行なうRO
Mの内容診断方法に関するものである。[Detailed Description of the Invention] [Industrial Application Field] The present invention uses read-only memory (hereinafter referred to as RO) in a two-system system composed of two microprocessors.
RO that detects abnormalities due to changes in the contents of
This relates to a method for diagnosing the contents of M.
第3図は例えば特開昭56−68843号公報に示され
た従来のROMの内容診断方法を示すフローチャートで
あり、図において、23はスタートおよびストップアド
レスを指定する処理、24はROMの内容をアドレス順
に1バイト又は1ワード単位に演算する処理、25は演
算の終了を検出する処理、2Gは処理24による演算結
果と診断のためのプログラムとを比較する処理である。FIG. 3 is a flowchart showing a conventional ROM content diagnosis method disclosed in, for example, Japanese Patent Application Laid-Open No. 56-68843. 25 is a process of calculating in units of bytes or words in the order of addresses; 25 is a process of detecting the end of the calculation; and 2G is a process of comparing the calculation result of process 24 with a program for diagnosis.
次に動作について説明する。まず、あらかじめ指定され
たバイト数単位の内容がオフラインで計算され、その演
算結果が診断のためのプログラムとしてROM内に保存
される。次に、演算のスタートアドレスとストップアド
レスが処理23にお℃・て指定され、処理24において
、前記スタートアドレスよりアドレス順ticRoMの
内容が最終インプット状態に対して変化したか否ρ)、
1バイト単位あるいは1ワード単位で演算される。処理
25がストップアドレスまでの演算が終了したことを検
出すると、その演算結果は処理26においてROMに保
存されている前述の診断のだめのプログラム内容と比較
され、一致しているか否かの判別によってROMの内容
変化による異常が検出される。Next, the operation will be explained. First, the contents of a prespecified number of bytes are calculated off-line, and the calculation results are stored in the ROM as a program for diagnosis. Next, the start address and stop address of the calculation are specified in process 23, and in process 24, it is determined whether the contents of the address order ticRoM have changed from the start address with respect to the final input state (ρ),
Calculations are performed in units of 1 byte or 1 word. When the processing 25 detects that the calculation up to the stop address has been completed, the calculation result is compared with the aforementioned diagnostic program contents stored in the ROM in the processing 26, and is stored in the ROM based on whether or not they match. An abnormality due to a change in the content is detected.
従来のROMの内容診断方法は以上のように構成されて
いるので、異常判別のためのチェックデータとしての診
断のためのプログラムは、オフラインで演算され、オフ
ラインでROMに保存されるものであるため、これらオ
フラインの処理に多(の時間が必要で、また、オフライ
ン操作時には誤操作の可能性も皆無ではなく、信頼性に
かけるなどの問題点があった。Since the conventional ROM content diagnosis method is configured as described above, the program for diagnosis as check data for abnormality determination is computed offline and stored in the ROM offline. However, these offline processes require a lot of time, and there is also the possibility of erroneous operations during offline operations, which poses problems such as reducing reliability.
この発明は上記のような問題点を解消するためになされ
たもので、診断時間が短縮できるとともに、信頼性をあ
げることもできるROMの内容診断方法を得ることを目
的とする。This invention was made to solve the above-mentioned problems, and aims to provide a method for diagnosing the contents of a ROM that can shorten the diagnosis time and improve reliability.
この発明に係るROMの内容診断方法は、2系統システ
ムのROMの内容を夫々演算してその演算結果を共通メ
モリを通じて比較するとともに、比較の結果両者が一致
していればその演算結果を夫々の系の固有チェックデー
タとし、夫々の系で周期的にROMの内容を演算してそ
の演算結果を前記固有チェックデータと比較する。The ROM content diagnosis method according to the present invention calculates the contents of the ROMs of the two system systems and compares the calculation results through a common memory, and if the results of the comparison match, the calculation results are used for each. The contents of the ROM are calculated periodically in each system, and the calculation results are compared with the unique check data.
この発明におけるROMの内容診断方法は、共用メモリ
を有効に利用することにより、オフラインの操作を必要
とせずに異常判別のためのチェックデータの演算、およ
びそのチェックデータの演算を行ない、ROMの内容変
化による異常を直ちに検出する。The ROM content diagnosis method according to the present invention effectively utilizes the shared memory to perform check data calculations for abnormality determination without the need for off-line operations, and to calculate the check data. Immediately detect abnormalities caused by changes.
以下、この発明の一実施例を図面について説明する。第
1図において、1はA系マイクロプロセッサのメモリ、
2はB系脅イクロプロセッサのメモIJ、3はA、B両
系のマイクロプロセッサがアクセス可能な共通メモリで
あり、A、B両系のマイクロプロセッサは2重系システ
ムを構成している。4,5はA系メモリ1のROM領域
とランダムアクセスメモリ(以下RAMという)領域、
6゜γはB系メモリ2のROM領域とRAM領域であり
、A、B両系のROM領域4,6はa ” nの領域に
分割されており、A、B両系のRAM領域5゜γはA、
B両系の固有チェックデータを格納しておくエリアに利
用される。8は初期総和完了フラグ、9は初期診断完了
フラグ、10は総和データ格納エリアで、これらは共通
メモIJ 3 K設けられている。An embodiment of the present invention will be described below with reference to the drawings. In FIG. 1, 1 is the memory of the A-system microprocessor;
2 is a memory IJ of the B-system threat microprocessor, and 3 is a common memory that can be accessed by both the A and B system microprocessors, and the A and B system microprocessors form a dual system system. 4 and 5 are the ROM area and random access memory (hereinafter referred to as RAM) area of the A-system memory 1;
6゜γ is the ROM area and RAM area of the B system memory 2, the ROM areas 4 and 6 of both the A and B systems are divided into a '' n areas, and the RAM area 5゜ of both the A and B systems. γ is A,
This area is used to store the unique check data for both B systems. 8 is an initial summation completion flag, 9 is an initial diagnosis completion flag, and 10 is a summation data storage area, and a common memory IJ3K is provided for these.
第2図は診断プログラムの一例を示−rフローチャート
で、11は初期診断完了フジグ9をチェックする処理、
12は初期総和完了7ラグ8をチェックする処理、13
は初期総和を演算する処理、14は初期総和完了フラグ
8をオンにする処理、15は初期診断の処理、16.2
1は異常の有無をチェックする処理、17は両系の不一
致警報を発生する処理、1Bは総和データ格納エリア1
0のデータをA、B両系のRAM領域5.7に転送する
処理、19は初期診断完了フラグ9をオンにする処理、
20は周期診断の処理、22は自系の故障警報を発生す
る処理である。この診断プログラムはA、B両系のRO
M領域のa % n中の所定の領域に格納され、周期的
に起動される。FIG. 2 is a flowchart showing an example of a diagnostic program, in which 11 is a process for checking the initial diagnosis completed fujig 9;
12 is the process of checking initial summation completion 7 lag 8, 13
14 is the process of calculating the initial summation, 14 is the process of turning on the initial summation completion flag 8, 15 is the process of initial diagnosis, 16.2
1 is a process to check whether there is an abnormality, 17 is a process to generate a discrepancy alarm for both systems, 1B is a total data storage area 1
19 is the process of transferring the data of 0 to the RAM areas 5.7 of both systems A and B, and 19 is the process of turning on the initial diagnosis completion flag 9.
20 is a process for periodic diagnosis, and 22 is a process for generating a failure alarm for the own system. This diagnostic program is RO for both A and B systems.
It is stored in a predetermined area in a%n of area M and is activated periodically.
次に動作について説明する。先ず、初期総和完了フラグ
8も初期診断完了フラグ9もオフの状態で診断プログラ
ムが起動されると、処理ii、12によるチェックによ
ってイニシャル状態であると判断され、処理13が選ば
れて初期総和の演算が実行される。即ち、自系内のRO
M領域4あるいは6のa % nの各領域毎に、アドレ
スの若い方から順に1バイト単位もしくは1ワード単位
のデータの総和が演算され、その演算結果が共用メモリ
3の総和データ格納エリア10のa % nの対応する
領域に格納される。演算結果の総和データ格納エリア1
0への格納が完了すると、処理14によって初期総和完
了フラグ8がオンとなる。Next, the operation will be explained. First, when the diagnostic program is started with both the initial summation completion flag 8 and the initial diagnosis completion flag 9 off, it is determined that the initial state is reached by the checks in process ii and 12, and process 13 is selected to start the initial summation. The operation is executed. In other words, RO within own system
For each area a%n of M area 4 or 6, the sum of data in 1-byte or 1-word units is calculated in order from the address with the smallest address, and the calculation result is stored in the total data storage area 10 of shared memory 3. It is stored in the corresponding area of a % n. Total calculation result data storage area 1
When the storage to 0 is completed, the initial summation completion flag 8 is turned on in process 14.
この状態で診断プログラムが起動されると、初期総和完
了フラグ8のみがオンであるため、処理11.12のチ
ェックによって相手系の初期総和の演算が完了したもの
と判断され、処理15が選ばれて初期診断が実行される
。即ち、自系内のROM領域6あるいは4のa〜nの各
領域のデータが前述の場合と同様な方法で演算され、そ
の演算結果が、前記処理13によって共通メモリ3の総
和データ格納エリア10に格納された相手系の演算結果
と比較され、その一致検出によってROM内容の変化に
よる異常の検出が行なわれる。このとき不一致が検出さ
れると、A系ROM領域4あるいはB系ROM領域6の
いずれかで内容の変化が生じたものとして、処理17に
よって両系の不一致警報を発生する。また、完全に一致
していれば、処理18によりて共通メモリ3の総和デー
タ格納エリア10に格納されていた演算結果が固有チェ
ックデータとしてA、B両系のRAM領域5および7に
転送される。この固有チェックデータの転送が終了する
と、処理19によって初期診断完了フラグ9がオンとな
る。When the diagnostic program is started in this state, since only the initial summation completion flag 8 is on, it is determined that the calculation of the initial summation of the partner system has been completed by the check in process 11.12, and process 15 is selected. initial diagnosis is performed. That is, the data in each area a to n of the ROM area 6 or 4 in the own system is calculated in the same manner as in the case described above, and the calculation results are stored in the total data storage area 10 of the common memory 3 by the process 13. It is compared with the computation results of the partner system stored in the ROM, and by detecting a match, an abnormality due to a change in the ROM contents is detected. If a mismatch is detected at this time, it is assumed that a change in content has occurred in either the A-system ROM area 4 or the B-system ROM area 6, and a mismatch alarm for both systems is generated in process 17. If they match completely, the calculation result stored in the total data storage area 10 of the common memory 3 is transferred to the RAM areas 5 and 7 of both systems A and B as unique check data in process 18. . When the transfer of this unique check data is completed, the initial diagnosis completion flag 9 is turned on in process 19.
以下、所定の周期でこの診断プログラムが起動されると
、初期診断完了フラグ9がオンとなっているため、処理
11のチェックによってA、B両系のROM領域4,6
の初期診断が終了した、即ちA、B両系のROM領域4
,6の状態が最終インプット状態であると判断され、処
理20が選ばれてA、B夫々の系内で周期診断が実行さ
れる。Thereafter, when this diagnostic program is started at a predetermined period, since the initial diagnosis completion flag 9 is on, the ROM areas 4 and 6 of both systems A and B are checked by the process 11.
Initial diagnosis has been completed, that is, ROM area 4 of both A and B systems.
, 6 is determined to be the final input state, process 20 is selected, and periodic diagnosis is executed within each system of A and B.
即ち、ROM領域4および6のデータが各々の系内で前
述の場合と同様な方法で演算され、その演算結果がA、
B両系毎にRAM領域5あるいは7に転送された自系の
固有チェックデータと比較され、その一致検出によって
ROM内容の変化による異常の検出が行なわれる。異常
が検出されれば処理22にて自系の故障警報を発生し、
異常がなければ次周期で起動されるまで待機する。That is, the data in ROM areas 4 and 6 are calculated in the same manner as in the above case within each system, and the calculation results are A,
Each of the B systems is compared with its own unique check data transferred to the RAM area 5 or 7, and by detecting a match, an abnormality due to a change in the ROM contents is detected. If an abnormality is detected, a failure alarm for the own system is generated in process 22,
If there is no abnormality, it will wait until it is activated in the next cycle.
以上のように、この発明によればROMの内容診断方法
を、初期における2重系比較によりて、ROMの内容変
化による異常を検出し、この初期における2重系比較で
得たチェックデータによって各系毎に周期的KROMの
内容診断を行なうように構成したので、異常検出のため
のチェックデータの演算もこのチェックデータのROM
への格納も全てオンラインで処理されるため、オフライ
ンの処理のための無駄な時間が省けて診断時間を短縮で
き、オフライン操作による誤操作等の信頼性を低下させ
る要因が全くないROMの内容診断方法が得られる効果
がある。As described above, according to the present invention, the ROM content diagnosis method detects abnormalities due to changes in ROM content by performing an initial double-system comparison, and detects abnormalities due to changes in ROM contents using the check data obtained from this initial double-system comparison. Since the configuration is such that periodic KROM content diagnosis is performed for each system, calculation of check data for abnormality detection can also be done by checking the ROM of this check data.
Since all data storage is processed online, wasted time for offline processing can be eliminated, and diagnosis time can be shortened. This ROM content diagnosis method eliminates any factors that reduce reliability, such as erroneous operations caused by offline operations. There is an effect that can be obtained.
第1図はこの発明の一実施例によるROMの内容診断方
法を適用するシステムの構成図、第2図はその診断プロ
グラムの一例を示すフローチャート、第3図は従来のR
OMの内容診断方法を説明するための70−チャートで
ある。
1はA系マイクロプロセッサのメモリ、2はB系のマイ
クロプロセッサのメモリ、3は共用メモリ、4はA系R
OM領域、5は8系RAM領域、6はB系ROM領域、
7はB系のRAM領琥、8は初期総和完了フラグ、9は
初期総和完了フラグ、10は総和データ格納エリア。
特許出願人 三菱電機株式会社
代理人 弁理士 1)澤 博 昭□(外2名) −FIG. 1 is a configuration diagram of a system to which a ROM content diagnosis method according to an embodiment of the present invention is applied, FIG. 2 is a flowchart showing an example of the diagnosis program, and FIG.
70-Chart for explaining the OM content diagnosis method. 1 is the memory of the A-system microprocessor, 2 is the memory of the B-system microprocessor, 3 is the shared memory, and 4 is the A-system R.
OM area, 5 is 8 system RAM area, 6 is B system ROM area,
7 is a B-system RAM memory, 8 is an initial summation completion flag, 9 is an initial summation completion flag, and 10 is a summation data storage area. Patent applicant Mitsubishi Electric Co., Ltd. Agent Patent attorney 1) Hiroshi Sawa (2 others) −
Claims (1)
マイクロプロセッサで構成された2重系システムを有す
るリードオンリーメモリの内容診断方法において、前記
両系のマイクロプロセッサがアクセス可能な共用メモリ
を備え、前記両系のリードオンリーメモリの内容を夫々
アドレス順に1バイトあるいは1ワード単位に演算し、
その両系の演算結果を前記共用メモリを通じて比較し、
その一致検出によつて前記リードオンリーメモリの内容
の変化による異常を検出するとともに、前記一致検出の
結果、前記両系の演算結果が一致していれば、当該演算
結果のデータを各系の固有チェックデータとし、各系毎
に前述の演算を周期的に行なって、その演算結果を前記
固有チェックデータと比較し、その一致検出によってど
ちらの系に異常が生じたかを明確にすることを特徴とす
るリードオンリーメモリの内容診断方法。In a method for diagnosing the contents of a read-only memory having a dual system consisting of two systems of microprocessors storing a program in the read-only memory, a shared memory that can be accessed by both systems of microprocessors is provided; The contents of the read-only memory are calculated in 1-byte or 1-word units in address order,
Comparing the calculation results of both systems through the shared memory,
Through the coincidence detection, an abnormality due to a change in the contents of the read-only memory is detected, and if the calculation results of both systems match as a result of the coincidence detection, the data of the calculation results are transferred to each system. The above-described calculation is periodically performed for each system as check data, and the calculation result is compared with the unique check data, and by detecting a match, it is clarified in which system the abnormality has occurred. A method for diagnosing the contents of read-only memory.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61093955A JPS62249253A (en) | 1986-04-23 | 1986-04-23 | Diagnosis method for content of read only memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61093955A JPS62249253A (en) | 1986-04-23 | 1986-04-23 | Diagnosis method for content of read only memory |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS62249253A true JPS62249253A (en) | 1987-10-30 |
Family
ID=14096843
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61093955A Pending JPS62249253A (en) | 1986-04-23 | 1986-04-23 | Diagnosis method for content of read only memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62249253A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02231661A (en) * | 1989-03-06 | 1990-09-13 | Mitsubishi Electric Corp | Digital controller |
JPH064411A (en) * | 1992-04-28 | 1994-01-14 | Sanyo Electric Co Ltd | Data storage method for memory device having restoring function |
US7107403B2 (en) | 2003-09-30 | 2006-09-12 | International Business Machines Corporation | System and method for dynamically allocating cache space among different workload classes that can have different quality of service (QoS) requirements where the system and method may maintain a history of recently evicted pages for each class and may determine a future cache size for the class based on the history and the QoS requirements |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5250134A (en) * | 1975-10-20 | 1977-04-21 | Toshiba Corp | Prom tester |
JPS5668843A (en) * | 1979-11-08 | 1981-06-09 | Toshiba Corp | Contents diagnosis method for read-only memory |
JPS5917869A (en) * | 1982-07-19 | 1984-01-30 | Nec Corp | High voltage stabilized power source |
-
1986
- 1986-04-23 JP JP61093955A patent/JPS62249253A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5250134A (en) * | 1975-10-20 | 1977-04-21 | Toshiba Corp | Prom tester |
JPS5668843A (en) * | 1979-11-08 | 1981-06-09 | Toshiba Corp | Contents diagnosis method for read-only memory |
JPS5917869A (en) * | 1982-07-19 | 1984-01-30 | Nec Corp | High voltage stabilized power source |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02231661A (en) * | 1989-03-06 | 1990-09-13 | Mitsubishi Electric Corp | Digital controller |
JPH064411A (en) * | 1992-04-28 | 1994-01-14 | Sanyo Electric Co Ltd | Data storage method for memory device having restoring function |
US7107403B2 (en) | 2003-09-30 | 2006-09-12 | International Business Machines Corporation | System and method for dynamically allocating cache space among different workload classes that can have different quality of service (QoS) requirements where the system and method may maintain a history of recently evicted pages for each class and may determine a future cache size for the class based on the history and the QoS requirements |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9417943B2 (en) | Safety computing device, safety input device, safety output device, and safety controller | |
US3836957A (en) | Data storage system with deferred error detection | |
JPS62249253A (en) | Diagnosis method for content of read only memory | |
JPS63271540A (en) | Fail-safe type computer device | |
AU576853B2 (en) | Arrangement for supervising a data processing system | |
JPS62249252A (en) | Diagnosis method for content of read only memory | |
JP2005092621A (en) | Electronic control device | |
US5182754A (en) | Microprocessor having improved functional redundancy monitor mode arrangement | |
JPS6218060B2 (en) | ||
JP2645021B2 (en) | Bus abnormality inspection system | |
JPS5868299A (en) | Detecting circuit for address fault | |
JPS62284438A (en) | Locked processor system | |
JP2943926B2 (en) | Error recovery control device | |
JPH0324601A (en) | Control method | |
JPS6362047A (en) | System for detecting abnormality of program sequence | |
JPH0199144A (en) | Rom data securing system | |
JPS6145337A (en) | Diagnosis method of digital controller | |
JPH01277951A (en) | Data transfer equipment | |
JPH03129531A (en) | Control device | |
JPS60254258A (en) | Detecting method for breakdown of rom memory data | |
JPH04148355A (en) | Memory error detecting method | |
JPS6224301A (en) | Process input and output device | |
JPS635462A (en) | Microprogram loading system | |
JPS59128649A (en) | Microprocessor | |
JPH0367346A (en) | Address control circuit |