JPS6220548B2 - - Google Patents
Info
- Publication number
- JPS6220548B2 JPS6220548B2 JP55002811A JP281180A JPS6220548B2 JP S6220548 B2 JPS6220548 B2 JP S6220548B2 JP 55002811 A JP55002811 A JP 55002811A JP 281180 A JP281180 A JP 281180A JP S6220548 B2 JPS6220548 B2 JP S6220548B2
- Authority
- JP
- Japan
- Prior art keywords
- refresh
- memory
- data transfer
- data
- pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 7
- 230000004913 activation Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 5
- 230000003111 delayed effect Effects 0.000 description 4
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Landscapes
- Digital Computer Display Output (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP281180A JPS56101190A (en) | 1980-01-14 | 1980-01-14 | Memory control device in display unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP281180A JPS56101190A (en) | 1980-01-14 | 1980-01-14 | Memory control device in display unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56101190A JPS56101190A (en) | 1981-08-13 |
| JPS6220548B2 true JPS6220548B2 (OSRAM) | 1987-05-07 |
Family
ID=11539769
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP281180A Granted JPS56101190A (en) | 1980-01-14 | 1980-01-14 | Memory control device in display unit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56101190A (OSRAM) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4775760B2 (ja) * | 2006-01-13 | 2011-09-21 | 株式会社安川電機 | シリンダ形リニアモータおよびそのガイド装置 |
-
1980
- 1980-01-14 JP JP281180A patent/JPS56101190A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56101190A (en) | 1981-08-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4511965A (en) | Video ram accessing system | |
| JPS6072020A (ja) | デュアルポ−トメモリ回路 | |
| JPH0141994B2 (OSRAM) | ||
| US4011556A (en) | Graphic display device | |
| JPS627552B2 (OSRAM) | ||
| EP0253074B1 (en) | Picture processor | |
| JPH067304B2 (ja) | 図形処理装置 | |
| US4581611A (en) | Character display system | |
| JPS6220548B2 (OSRAM) | ||
| US5068648A (en) | Display controller having a function of controlling various display memories | |
| US4417318A (en) | Arrangement for control of the operation of a random access memory in a data processing system | |
| JPS6236312B2 (OSRAM) | ||
| EP0180593B1 (en) | Cathode ray tube display system | |
| JPH0361199B2 (OSRAM) | ||
| JPS5836782B2 (ja) | ヒヨウジヨウメモリノ ジブンカツリヨウホウ | |
| EP0201267A2 (en) | Row processor for bit-map display | |
| JPH0430052B2 (OSRAM) | ||
| JPH05158447A (ja) | Ｌｃｄ制御方式 | |
| JPH0474797B2 (OSRAM) | ||
| JPS5837098Y2 (ja) | 表示制御装置 | |
| JPH0474745B2 (OSRAM) | ||
| JPS6213690B2 (OSRAM) | ||
| JPS635758B2 (OSRAM) | ||
| JPS6252591A (ja) | 画面メモリのアクセス制御方式 | |
| JPS62127974A (ja) | 画像メモリ制御装置 |