JPS62183250U - - Google Patents
Info
- Publication number
- JPS62183250U JPS62183250U JP7142286U JP7142286U JPS62183250U JP S62183250 U JPS62183250 U JP S62183250U JP 7142286 U JP7142286 U JP 7142286U JP 7142286 U JP7142286 U JP 7142286U JP S62183250 U JPS62183250 U JP S62183250U
- Authority
- JP
- Japan
- Prior art keywords
- input
- array
- binary
- binary number
- binary numbers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 8
- 230000000295 complement effect Effects 0.000 description 1
Landscapes
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986071422U JPH082750Y2 (ja) | 1986-05-12 | 1986-05-12 | アレイ型積和演算器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986071422U JPH082750Y2 (ja) | 1986-05-12 | 1986-05-12 | アレイ型積和演算器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62183250U true JPS62183250U (enrdf_load_stackoverflow) | 1987-11-20 |
JPH082750Y2 JPH082750Y2 (ja) | 1996-01-29 |
Family
ID=30913959
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986071422U Expired - Lifetime JPH082750Y2 (ja) | 1986-05-12 | 1986-05-12 | アレイ型積和演算器 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH082750Y2 (enrdf_load_stackoverflow) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58151645A (ja) * | 1982-02-18 | 1983-09-08 | アイテイ−テイ−・インダストリ−ズ・インコ−ポレ−テツド | デジタル並列計算回路 |
-
1986
- 1986-05-12 JP JP1986071422U patent/JPH082750Y2/ja not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58151645A (ja) * | 1982-02-18 | 1983-09-08 | アイテイ−テイ−・インダストリ−ズ・インコ−ポレ−テツド | デジタル並列計算回路 |
Also Published As
Publication number | Publication date |
---|---|
JPH082750Y2 (ja) | 1996-01-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4901270A (en) | Four-to-two adder cell for parallel multiplication | |
JPH0456339B2 (enrdf_load_stackoverflow) | ||
EP0113391B1 (en) | Digital multiplier and method for adding partial products in a digital multiplier | |
JPH0375901B2 (enrdf_load_stackoverflow) | ||
KR920003908B1 (ko) | 승산기(乘算器) | |
US5497343A (en) | Reducing the number of carry-look-ahead adder stages in high-speed arithmetic units, structure and method | |
JPS62183250U (enrdf_load_stackoverflow) | ||
JPS58213344A (ja) | Mos集積回路高速乗算装置 | |
US3914589A (en) | Four-by-four bit multiplier module having three stages of logic cells | |
JP3227538B2 (ja) | 2進整数乗算器 | |
CA1196422A (en) | Integreted circuit digital process | |
JPH0776914B2 (ja) | 乗算回路 | |
US5327368A (en) | Chunky binary multiplier and method of operation | |
US5883825A (en) | Reduction of partial product arrays using pre-propagate set-up | |
JPH063839B2 (ja) | 半導体集積回路装置 | |
Karlsson | A generalized carry-save adder array for digital signal processing | |
JPS62154029A (ja) | 乗算回路 | |
JPS6083140A (ja) | 乗算器 | |
JPS6355627A (ja) | 半導体論理演算装置 | |
JP3417172B2 (ja) | 演算回路 | |
JP2629736B2 (ja) | 積和演算回路 | |
RU1838817C (ru) | Суммирующее устройство | |
JPH0582608B2 (enrdf_load_stackoverflow) | ||
JPH03269724A (ja) | 乗算器 | |
JPH01134528A (ja) | 乗算器 |