JPH0582608B2 - - Google Patents

Info

Publication number
JPH0582608B2
JPH0582608B2 JP61216591A JP21659186A JPH0582608B2 JP H0582608 B2 JPH0582608 B2 JP H0582608B2 JP 61216591 A JP61216591 A JP 61216591A JP 21659186 A JP21659186 A JP 21659186A JP H0582608 B2 JPH0582608 B2 JP H0582608B2
Authority
JP
Japan
Prior art keywords
digit
group
digits
signed
multiplier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61216591A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6371728A (ja
Inventor
Tadashi Takagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP61216591A priority Critical patent/JPS6371728A/ja
Priority to US07/095,525 priority patent/US4868777A/en
Publication of JPS6371728A publication Critical patent/JPS6371728A/ja
Priority to US07/599,275 priority patent/US5153847A/en
Publication of JPH0582608B2 publication Critical patent/JPH0582608B2/ja
Granted legal-status Critical Current

Links

JP61216591A 1986-06-27 1986-09-12 演算処理装置および演算処理方法 Granted JPS6371728A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP61216591A JPS6371728A (ja) 1986-09-12 1986-09-12 演算処理装置および演算処理方法
US07/095,525 US4868777A (en) 1986-09-12 1987-09-10 High speed multiplier utilizing signed-digit and carry-save operands
US07/599,275 US5153847A (en) 1986-06-27 1990-10-16 Arithmetic processor using signed digit representation of internal operands

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61216591A JPS6371728A (ja) 1986-09-12 1986-09-12 演算処理装置および演算処理方法

Publications (2)

Publication Number Publication Date
JPS6371728A JPS6371728A (ja) 1988-04-01
JPH0582608B2 true JPH0582608B2 (enrdf_load_stackoverflow) 1993-11-19

Family

ID=16690816

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61216591A Granted JPS6371728A (ja) 1986-06-27 1986-09-12 演算処理装置および演算処理方法

Country Status (1)

Country Link
JP (1) JPS6371728A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2606339B2 (ja) * 1988-11-30 1997-04-30 日本電気株式会社 乗算器
JP2580413B2 (ja) * 1990-08-07 1997-02-12 松下電器産業株式会社 乗算処理装置

Also Published As

Publication number Publication date
JPS6371728A (ja) 1988-04-01

Similar Documents

Publication Publication Date Title
Ma et al. Multiplier policies for digital signal processing
Takagi et al. High-speed VLSI multiplication algorithm with a redundant binary addition tree
US6021424A (en) Booth multiplier with low power, high performance input circuitry
Han et al. High-speed parallel decimal multiplication with redundant internal encodings
US4868777A (en) High speed multiplier utilizing signed-digit and carry-save operands
US4864528A (en) Arithmetic processor and multiplier using redundant signed digit arithmetic
JPH02196328A (ja) 浮動小数点演算装置
Huang et al. A high-performance CMOS redundant binary multiplication-and-accumulation (MAC) unit
Prasad et al. Design of low power and high speed modified carry select adder for 16 bit Vedic Multiplier
Yan et al. An energy-efficient multiplier with fully overlapped partial products reduction and final addition
US4873660A (en) Arithmetic processor using redundant signed digit arithmetic
JPH0582608B2 (enrdf_load_stackoverflow)
US4866657A (en) Adder circuitry utilizing redundant signed digit operands
Rooban et al. Implementation of 128-bit radix-4 booth multiplier
Wang et al. A new redundant binary number to 2's-complement number converter
Nezhad et al. High-speed multiplier design using multi-operand multipliers
JPH10111791A (ja) 除算装置
Ramya et al. Implementation of High Speed FFT using Reversible Logic Gates for Wireless DSP Applications
Karunakaran et al. VLSI Architecture of an 8-bit multiplier using Vedic mathematics in 180nm technology
Sahu et al. Improved redundant binary adder realization in FPGA
JPH0582609B2 (enrdf_load_stackoverflow)
Reddy et al. A high speed, high Radix 32-bit Redundant parallel multiplier
JPH0528407B2 (enrdf_load_stackoverflow)
JPH0652500B2 (ja) 演算処理装置
MUSKAN et al. LOW POWER VLSI DESIGN AND FPGA IMPLEMENTATION OF VARIOUS MULTIPLIERS

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term