JPS62181453A - 半導体記憶装置 - Google Patents

半導体記憶装置

Info

Publication number
JPS62181453A
JPS62181453A JP62012333A JP1233387A JPS62181453A JP S62181453 A JPS62181453 A JP S62181453A JP 62012333 A JP62012333 A JP 62012333A JP 1233387 A JP1233387 A JP 1233387A JP S62181453 A JPS62181453 A JP S62181453A
Authority
JP
Japan
Prior art keywords
resin
film
semiconductor substrate
transistor
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62012333A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6330785B2 (enrdf_load_stackoverflow
Inventor
Tatsumi Shirasu
白須 辰美
Yasunobu Osa
小佐 保信
Tokio Kato
加藤 登季男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP62012333A priority Critical patent/JPS62181453A/ja
Publication of JPS62181453A publication Critical patent/JPS62181453A/ja
Publication of JPS6330785B2 publication Critical patent/JPS6330785B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • H01L23/556Protection against radiation, e.g. light or electromagnetic waves against alpha rays
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/8592Applying permanent coating, e.g. protective coating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16195Flat cap [not enclosing an internal cavity]

Landscapes

  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Semiconductor Memories (AREA)
JP62012333A 1987-01-23 1987-01-23 半導体記憶装置 Granted JPS62181453A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62012333A JPS62181453A (ja) 1987-01-23 1987-01-23 半導体記憶装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62012333A JPS62181453A (ja) 1987-01-23 1987-01-23 半導体記憶装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP3548079A Division JPS55128851A (en) 1979-03-28 1979-03-28 Semiconductor memory device

Publications (2)

Publication Number Publication Date
JPS62181453A true JPS62181453A (ja) 1987-08-08
JPS6330785B2 JPS6330785B2 (enrdf_load_stackoverflow) 1988-06-21

Family

ID=11802377

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62012333A Granted JPS62181453A (ja) 1987-01-23 1987-01-23 半導体記憶装置

Country Status (1)

Country Link
JP (1) JPS62181453A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0504821A3 (en) * 1991-03-20 1994-11-02 Hitachi Ltd Packaged semiconductor device having stress absorbing film

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0504821A3 (en) * 1991-03-20 1994-11-02 Hitachi Ltd Packaged semiconductor device having stress absorbing film
US5406028A (en) * 1991-03-20 1995-04-11 Hitachi, Ltd. Packaged semiconductor device having stress absorbing film

Also Published As

Publication number Publication date
JPS6330785B2 (enrdf_load_stackoverflow) 1988-06-21

Similar Documents

Publication Publication Date Title
JPS6228584B2 (enrdf_load_stackoverflow)
US3247428A (en) Coated objects and methods of providing the protective coverings therefor
Mukai et al. Planar multilevel interconnection technology employing a polyimide
US2888736A (en) Transistor packages
JPS62181453A (ja) 半導体記憶装置
US4675985A (en) Method for manufacturing a semiconductor memory device having a high radiation resistance
JPS62174929A (ja) 半導体記憶装置の製造方法
JPH01132143A (ja) 半導体記憶装置の製造方法
US4864382A (en) Semiconductor device
JPS6136709B2 (enrdf_load_stackoverflow)
JPS62147759A (ja) 半導体装置の製造方法
US4702796A (en) Method for fabricting a semiconductor device
Milek Silicon Nitride for Microelectronic Applications: Part 2 Applications and Devices
JPS627700B2 (enrdf_load_stackoverflow)
JPS6314477A (ja) 半導体装置
JPS58116755A (ja) 半導体装置
JPS6132810B2 (enrdf_load_stackoverflow)
JPS61219141A (ja) 半導体装置の製造方法
JPH0389549A (ja) 半導体装置
JP3334760B2 (ja) 半導体装置の製造方法
JPS60219764A (ja) 半導体装置の製造方法
JPS62141757A (ja) 半導体記憶装置の製造方法
JPH0441510B2 (enrdf_load_stackoverflow)
JPS6150348A (ja) 半導体装置の製造方法
JPS6257244A (ja) 半導体装置