JPS62174341U - - Google Patents

Info

Publication number
JPS62174341U
JPS62174341U JP1986062744U JP6274486U JPS62174341U JP S62174341 U JPS62174341 U JP S62174341U JP 1986062744 U JP1986062744 U JP 1986062744U JP 6274486 U JP6274486 U JP 6274486U JP S62174341 U JPS62174341 U JP S62174341U
Authority
JP
Japan
Prior art keywords
heat dissipation
main surface
substrate
chip
hole
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1986062744U
Other languages
English (en)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1986062744U priority Critical patent/JPS62174341U/ja
Publication of JPS62174341U publication Critical patent/JPS62174341U/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161—Cap
    • H01L2924/1615—Shape
    • H01L2924/16195—Flat cap [not enclosing an internal cavity]

Description

【図面の簡単な説明】
第１図は、本考案の一実施例に係る放熱フイン
付ＩＣパツケージ用基板を用いて放熱フイン付Ｉ
Ｃパツケージを組み立てたところを示す断面図、
第２図は従来の放熱フイン付ＩＣパツケージの断
面図、第３図は本考案の他の実施例に係る放熱フ
イン付ＩＣパツケージ用基板の要部断面図である
。 １１，２１，３１……基板、１２，２２……Ｉ
Ｃチツプ、１７，２７……放熱フイン、１８……
孔、１９……無機物質。

Claims (1)

    【実用新案登録請求の範囲】
  1. ＩＣチツプが一主面に搭載され、他の主面に該
    ＩＣチツプより発生する熱を放散する放熱フイン
    が取り付けられてなる絶縁基板において、前記一
    主面のＩＣチツプに対応する部分から他の主面の
    放熱フインに対応する部分まで貫通する孔を設け
    、該孔に基板本体よりも熱伝導率の高い無機物質
    を充填したことを特徴とする放熱フイン付ＩＣパ
    ツケージ用基板。
JP1986062744U 1986-04-25 1986-04-25 Pending JPS62174341U (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1986062744U JPS62174341U (ja) 1986-04-25 1986-04-25

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986062744U JPS62174341U (ja) 1986-04-25 1986-04-25

Publications (1)

Publication Number Publication Date
JPS62174341U true JPS62174341U (ja) 1987-11-05

Family

ID=30897312

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986062744U Pending JPS62174341U (ja) 1986-04-25 1986-04-25

Country Status (1)

Country Link
JP (1) JPS62174341U (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02216853A (ja) * 1988-11-03 1990-08-29 Micro Strates Inc 金属充填貫通孔を備えるセラミック基板及びその製造方法並びにハイブリッドマイクロ回路及び貫通孔に使用する複合金属

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50106581A (ja) * 1974-01-29 1975-08-22
JPS50155973A (ja) * 1974-06-07 1975-12-16

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50106581A (ja) * 1974-01-29 1975-08-22
JPS50155973A (ja) * 1974-06-07 1975-12-16

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02216853A (ja) * 1988-11-03 1990-08-29 Micro Strates Inc 金属充填貫通孔を備えるセラミック基板及びその製造方法並びにハイブリッドマイクロ回路及び貫通孔に使用する複合金属

Similar Documents

Publication Publication Date Title
JPS62174341U (ja)
JPH0381640U (ja)
JPH0167045U (ja)
JPS62160550U (ja)
JPH0265347U (ja)
JPS6448095U (ja)
JPH0179846U (ja)
JPH0167046U (ja)
JPS5857030U (ja) 伝熱性絶縁シ−ト
JPS63100893U (ja)
JPS6359339U (ja)
JPS6318851U (ja)
JPH0236047U (ja)
JPS60163738U (ja) 半導体装置
JPS61119396U (ja)
JPH0165140U (ja)
JPS61205145U (ja)
JPH0468572U (ja)
JPS6247143U (ja)
JPH01127253U (ja)
JPS6448090U (ja)
JPS61171247U (ja)
JPS63121451U (ja)
JPS62131449U (ja)
JPH0282044U (ja)