JPS6216476B2 - - Google Patents
Info
- Publication number
- JPS6216476B2 JPS6216476B2 JP56038490A JP3849081A JPS6216476B2 JP S6216476 B2 JPS6216476 B2 JP S6216476B2 JP 56038490 A JP56038490 A JP 56038490A JP 3849081 A JP3849081 A JP 3849081A JP S6216476 B2 JPS6216476 B2 JP S6216476B2
- Authority
- JP
- Japan
- Prior art keywords
- inverter
- circuit
- power
- potential
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005669 field effect Effects 0.000 claims description 4
- 230000004044 response Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 4
- 230000003321 amplification Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 238000003199 nucleic acid amplification method Methods 0.000 description 3
- 238000007599 discharging Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56038490A JPS57152593A (en) | 1981-03-17 | 1981-03-17 | Insulated gate type storing circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56038490A JPS57152593A (en) | 1981-03-17 | 1981-03-17 | Insulated gate type storing circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS57152593A JPS57152593A (en) | 1982-09-20 |
JPS6216476B2 true JPS6216476B2 (ko) | 1987-04-13 |
Family
ID=12526698
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56038490A Granted JPS57152593A (en) | 1981-03-17 | 1981-03-17 | Insulated gate type storing circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS57152593A (ko) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5845695A (ja) * | 1981-09-10 | 1983-03-16 | Nec Corp | 絶縁ゲ−ト型記憶回路 |
JPS59152597A (ja) * | 1983-02-18 | 1984-08-31 | Nec Corp | メモリ回路 |
-
1981
- 1981-03-17 JP JP56038490A patent/JPS57152593A/ja active Granted
Non-Patent Citations (1)
Title |
---|
IEEE JOURNAL OF SOLID-STATE CIRCUITS=1977M10 * |
Also Published As
Publication number | Publication date |
---|---|
JPS57152593A (en) | 1982-09-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4176289A (en) | Driving circuit for integrated circuit semiconductor memory | |
US3676717A (en) | Nonvolatile flip-flop memory cell | |
GB1589414A (en) | Fet driver circuits | |
US4725981A (en) | Random access memory cell resistant to inadvertant change of state due to charged particles | |
US4400799A (en) | Non-volatile memory cell | |
EP0055601A2 (en) | Buffer circuit | |
US4129794A (en) | Electrical integrated circuit chips | |
US4150311A (en) | Differential amplifier circuit | |
JPS6323417A (ja) | Cmosパワ−オンリセツト回路 | |
US4112296A (en) | Data latch | |
US4336465A (en) | Reset circuit | |
EP0032017B1 (en) | Bootstrap circuit | |
JPH0210517B2 (ko) | ||
US3739194A (en) | Static bipolar to mos interface circuit | |
US3976895A (en) | Low power detector circuit | |
CA1065056A (en) | Memory cell | |
JPS61277227A (ja) | 高電圧絶縁回路 | |
JPS6216476B2 (ko) | ||
JPH0612869B2 (ja) | Cmosダイナミツクram用時間遅廷回路 | |
JPS6143896B2 (ko) | ||
CA1265850A (en) | Complementary input circuit with nonlinear front end | |
US4525640A (en) | High performance and gate having an "natural" or zero threshold transistor for providing a faster rise time for the output | |
JPS5839117A (ja) | Mosトランジスタ駆動回路 | |
JPH0715796B2 (ja) | 不揮発性ramメモリセル | |
US4868903A (en) | Safe logic zero and one supply for CMOS integrated circuits |