JPS62161348U - - Google Patents

Info

Publication number
JPS62161348U
JPS62161348U JP1986050505U JP5050586U JPS62161348U JP S62161348 U JPS62161348 U JP S62161348U JP 1986050505 U JP1986050505 U JP 1986050505U JP 5050586 U JP5050586 U JP 5050586U JP S62161348 U JPS62161348 U JP S62161348U
Authority
JP
Japan
Prior art keywords
signal
magnetic disk
address
setting circuit
selection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1986050505U
Other languages
English (en)
Other versions
JPH0525082Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1986050505U priority Critical patent/JPH0525082Y2/ja
Priority to DE19873711274 priority patent/DE3711274A1/de
Priority to US07/033,745 priority patent/US4858038A/en
Priority to GB8707970A priority patent/GB2188761B/en
Priority to CA000533773A priority patent/CA1324829C/en
Publication of JPS62161348U publication Critical patent/JPS62161348U/ja
Application granted granted Critical
Publication of JPH0525082Y2 publication Critical patent/JPH0525082Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0673—Single storage device

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Indexing, Searching, Synchronizing, And The Amount Of Synchronization Travel Of Record Carriers (AREA)

Description

【図面の簡単な説明】
第１図はこの考案の一実施例を示すブロツク図
、第２図は従来の装置を示すブロツク図。 １はデイスク制御装置、１００は装置選択制御
部、Ａはデイスク装置Ａ形、Ｂはデイスク装置Ｂ
形、Ａａ，Ｂａはそれぞれアドレス設定回路、Ｓ
１，Ｓ２，Ｓ３はそれぞれ選択信号、Ｌ１，Ｌ２
，Ｌ３，Ｌ４はそれぞれ制御信号線、ＳＷ１，Ｓ
Ｗ２，ＳＷ３はアドレス設定スイツチ、ＳＷ４は
タイプ信号設定スイツチ、Ｇａ，Ｇｂはそれぞれ
選択信号受信ゲート、ＳＲは自己選択応答信号。
尚、各図中同一符号は同一又は相当部分を示す。

Claims (1)

  1. 【実用新案登録請求の範囲】 異なるタイプの磁気デイスク装置を含む複数の
    磁気デイスク装置が１台のデイスク制御装置に共
    通の制御信号線を介して接続される場合のデイス
    ク装置選択回路において、 上記デイスク制御装置から上記制御信号線上に
    上記複数の磁気デイスク装置のうちの任意の１台
    の磁気デイスク装置を選択するピツトパタンのア
    ドレス信号を送出する手段、 上記複数の磁気デイスク装置の各磁気デイスク
    装置に設けられ、上記制御信号線上の上記アドレ
    ス信号を入力し、このアドレス信号が当該磁気デ
    イスク装置を選択するビツトパタンである時に限
    り当該アドレス信号によつて選択信号を発生する
    ように設定される各アドレス設定回路、 この各アドレス設定回路に対応して設けられ当
    該磁気デイスク装置のタイプを表す信号を設定す
    るタイプ信号設定回路、 上記選択信号が発生した場合、上記タイプ信号
    設定回路に設定された信号を自己選択応答信号と
    して上記制御信号線上に送出する手段、 上記制御信号線上の自己選択応答信号を上記デ
    イスク制御装置で受信する手段、 を備えたことを特徴とするデイスク装置選択回路
    。
JP1986050505U 1986-04-04 1986-04-04 Expired - Lifetime JPH0525082Y2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP1986050505U JPH0525082Y2 (ja) 1986-04-04 1986-04-04
DE19873711274 DE3711274A1 (de) 1986-04-04 1987-04-03 Waehlschaltungsanordnung zum auswaehlen einer plattenvorrichtung fuer eine plattensteuerung
US07/033,745 US4858038A (en) 1986-04-04 1987-04-03 System of disk device selector circuits for disk controller
GB8707970A GB2188761B (en) 1986-04-04 1987-04-03 System of disk device selector circuits for disk controller
CA000533773A CA1324829C (en) 1986-04-04 1987-04-03 System of disk device selector circuits for disk controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1986050505U JPH0525082Y2 (ja) 1986-04-04 1986-04-04

Publications (2)

Publication Number Publication Date
JPS62161348U true JPS62161348U (ja) 1987-10-14
JPH0525082Y2 JPH0525082Y2 (ja) 1993-06-24

Family

ID=12860815

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1986050505U Expired - Lifetime JPH0525082Y2 (ja) 1986-04-04 1986-04-04

Country Status (5)

Country Link
US (1) US4858038A (ja)
JP (1) JPH0525082Y2 (ja)
CA (1) CA1324829C (ja)
DE (1) DE3711274A1 (ja)
GB (1) GB2188761B (ja)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5130863A (en) * 1988-04-11 1992-07-14 Canon Kabushiki Kaisha Digital signal recording apparatus for recording plural kinds of digital information signals having different respective bit rates
GB2226666B (en) * 1988-12-30 1993-07-07 Intel Corp Request/response protocol
US5471637A (en) * 1988-12-30 1995-11-28 Intel Corporation Method and apparatus for conducting bus transactions between two clock independent bus agents of a computer system using a transaction by transaction deterministic request/response protocol and burst transfer
FR2645988A1 (fr) * 1989-04-14 1990-10-19 Altec Sa Dispositif pour branchement d'un disque dur amovible
US5201055A (en) * 1989-11-03 1993-04-06 Compaq Computer Corporation Multiprocessing system includes interprocessor encoding and decoding logic used for communication between two cards through reduced addressing lines
US5247633A (en) * 1990-02-28 1993-09-21 Seagate Technology, Inc. Configuration of high capacity disk drives with embedded ibm pc-at type computer
EP0464551A3 (en) * 1990-06-25 1992-11-19 Kabushiki Kaisha Toshiba Method and apparatus for controlling drives coupled to a computer system
EP0467520B1 (en) * 1990-07-19 1997-10-08 International Business Machines Corporation Personal computer with drive identification
US5142626A (en) * 1990-07-20 1992-08-25 International Business Machines Corp. Personal computer with removable media identification
EP0484905A3 (en) * 1990-11-09 1994-12-14 Brier Technology Interface for disk drives
AU661680B2 (en) * 1991-02-06 1995-08-03 Storage Technology Corporation Disk drive array memory system using nonuniform disk drives
US5301300A (en) * 1991-02-14 1994-04-05 Advanced Micro Devices, Inc. Floppy disk drive controller with improved density select
EP0602255B1 (en) * 1992-07-03 1998-06-17 Seiko Epson Corporation Recording apparatus in which plural recording media can be loaded
AU4802093A (en) * 1992-08-10 1994-03-03 Advanced Logic Research, Inc. Computer interface for concurrently performing plural seeks on plural disk drives
US5701514A (en) * 1994-04-01 1997-12-23 International Business Machines Corporation System providing user definable selection of different data transmission modes of drivers of an I/O controller transmitting to peripherals with different data transmission rate
US6449686B1 (en) * 1997-03-06 2002-09-10 Micron Technology, Inc. Method and apparatus for determining removable magnetic media types in a computer after detection of a read error condition
TW544991B (en) * 2002-02-07 2003-08-01 Via Tech Inc IDE control device suitable for various kinds of clock specifications

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3950735A (en) * 1974-01-04 1976-04-13 Honeywell Information Systems, Inc. Method and apparatus for dynamically controlling read/write operations in a peripheral subsystem
US4103338A (en) * 1977-02-28 1978-07-25 Xerox Corporation Self-diagnostic method and apparatus for disk drive
US4183084A (en) * 1977-06-06 1980-01-08 Digital Equipment Corporation Secondary storage facility with serial transfer of control messages
JPS5833768A (ja) * 1981-08-21 1983-02-28 Canon Inc 情報処理装置
JPS58169366A (ja) * 1982-03-31 1983-10-05 Sony Corp 磁気デイスク駆動システム
JPS59185069A (ja) * 1983-04-04 1984-10-20 Mitsubishi Electric Corp 記録媒体読み出し制御システム
JPS59207068A (ja) * 1983-05-10 1984-11-24 Panafacom Ltd フロツピイデイスク装置
JPH0756725B2 (ja) * 1983-07-29 1995-06-14 ティアツク株式会社 ディスク駆動装置

Also Published As

Publication number Publication date
DE3711274A1 (de) 1987-10-29
CA1324829C (en) 1993-11-30
GB2188761A (en) 1987-10-07
GB8707970D0 (en) 1987-05-07
JPH0525082Y2 (ja) 1993-06-24
US4858038A (en) 1989-08-15
GB2188761B (en) 1990-07-04

Similar Documents

Publication Publication Date Title
JPS62161348U (ja)
JPH0317834U (ja)
JPH0292599U (ja)
JPS63513U (ja)
JPS61111011U (ja)
JPH0419047U (ja)
JPH0433136U (ja)
JPH039037U (ja)
JPH0261025U (ja)
JPS596203U (ja) 中間値のアナログ信号選択回路
JPS61168435U (ja)
JPS60177526U (ja) 伝送路切換回路
JPS6437902U (ja)
JPS6355642U (ja)
JPS6335346U (ja)
JPH0168540U (ja)
JPS6188343U (ja)
JPH0342578U (ja)
JPS6214865U (ja)
JPS63102004U (ja)
JPH033846U (ja)
JPS58170100U (ja) メモリ装置
JPS5886687U (ja) 表示装置
JPS63133713U (ja)
JPS60192580U (ja) 輪郭強調回路