JPS6213693B2 - - Google Patents
Info
- Publication number
- JPS6213693B2 JPS6213693B2 JP54122867A JP12286779A JPS6213693B2 JP S6213693 B2 JPS6213693 B2 JP S6213693B2 JP 54122867 A JP54122867 A JP 54122867A JP 12286779 A JP12286779 A JP 12286779A JP S6213693 B2 JPS6213693 B2 JP S6213693B2
- Authority
- JP
- Japan
- Prior art keywords
- buffer memory
- data
- fifo
- logic
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 63
- 238000000034 method Methods 0.000 claims description 9
- 230000004044 response Effects 0.000 claims description 4
- 238000010586 diagram Methods 0.000 description 11
- 230000000630 rising effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
Landscapes
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12286779A JPS5647981A (en) | 1979-09-25 | 1979-09-25 | Operation control system of buffer memory |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12286779A JPS5647981A (en) | 1979-09-25 | 1979-09-25 | Operation control system of buffer memory |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5647981A JPS5647981A (en) | 1981-04-30 |
JPS6213693B2 true JPS6213693B2 (enrdf_load_stackoverflow) | 1987-03-28 |
Family
ID=14846589
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12286779A Granted JPS5647981A (en) | 1979-09-25 | 1979-09-25 | Operation control system of buffer memory |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5647981A (enrdf_load_stackoverflow) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61281641A (ja) * | 1985-06-06 | 1986-12-12 | Nec Corp | デ−タ伝送装置 |
JPS62162284U (enrdf_load_stackoverflow) * | 1986-03-31 | 1987-10-15 | ||
JP2576111B2 (ja) * | 1987-03-25 | 1997-01-29 | 日本電気株式会社 | デジタル信号速度変換方式 |
EP0396669B1 (en) * | 1988-10-14 | 1995-06-28 | Digital Equipment Corporation | Method and apparatus for detecting impending overflow and/or underrun of elasticity buffer |
JP4569163B2 (ja) * | 2004-05-07 | 2010-10-27 | 富士ゼロックス株式会社 | データ入出力装置およびデータ入出力方法 |
JP2008065703A (ja) * | 2006-09-08 | 2008-03-21 | Toshiba Corp | 制御装置および制御方法 |
-
1979
- 1979-09-25 JP JP12286779A patent/JPS5647981A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5647981A (en) | 1981-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6134155A (en) | Synchronized circuit for coordinating address pointers across clock domains | |
US5524270A (en) | System for transferring data between asynchronous data buses with a data buffer interposed in between the buses for synchronization of devices timed by different clocks | |
US4873703A (en) | Synchronizing system | |
US5175819A (en) | Cascadable parallel to serial converter using tap shift registers and data shift registers while receiving input data from FIFO buffer | |
US4070630A (en) | Data transfer synchronizing circuit | |
EP0798630A1 (en) | A synchronizer, method and system for transferring data | |
JP3645584B2 (ja) | データ転送同期装置 | |
US5274600A (en) | First-in first-out memory | |
EP0217486B1 (en) | A synchronizing system | |
JPS6213693B2 (enrdf_load_stackoverflow) | ||
US6075833A (en) | Method and apparatus for counting signal transitions | |
EP1643652A2 (en) | Semiconductor device with circuitry for efficient information exchange | |
EP2015457B1 (en) | Serial-to-parallel conversion circuit and method of designing the same | |
JP3429994B2 (ja) | セルバッファ回路 | |
EP0177156A2 (en) | A method & apparatus for transferring data from a smaller to a larger register | |
US5488712A (en) | Memory circuit with pipeline processing | |
JP2001267897A (ja) | 遅延装置および方法 | |
US5978295A (en) | Sequential access memories | |
JPS5915582B2 (ja) | デイジタル位相同期方式 | |
US6367027B1 (en) | Skew pointer generation | |
JP3305975B2 (ja) | アドレスカウンタ回路及び半導体メモリ装置 | |
JP2998666B2 (ja) | シリアル・デジタル・データのフォーマット変換方法 | |
JPH0237035B2 (enrdf_load_stackoverflow) | ||
JPS59224943A (ja) | バツフア回路 | |
JP2000011637A (ja) | Fifo型記憶装置 |