JPS62117046A - プレフイクス制御方式 - Google Patents

プレフイクス制御方式

Info

Publication number
JPS62117046A
JPS62117046A JP60258212A JP25821285A JPS62117046A JP S62117046 A JPS62117046 A JP S62117046A JP 60258212 A JP60258212 A JP 60258212A JP 25821285 A JP25821285 A JP 25821285A JP S62117046 A JPS62117046 A JP S62117046A
Authority
JP
Japan
Prior art keywords
prefix
address
instruction
virtual machine
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60258212A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0450620B2 (enExample
Inventor
Saburo Kaneda
三郎 金田
Kazuaki Murakami
村上　和彰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60258212A priority Critical patent/JPS62117046A/ja
Publication of JPS62117046A publication Critical patent/JPS62117046A/ja
Publication of JPH0450620B2 publication Critical patent/JPH0450620B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP60258212A 1985-11-18 1985-11-18 プレフイクス制御方式 Granted JPS62117046A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60258212A JPS62117046A (ja) 1985-11-18 1985-11-18 プレフイクス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60258212A JPS62117046A (ja) 1985-11-18 1985-11-18 プレフイクス制御方式

Publications (2)

Publication Number Publication Date
JPS62117046A true JPS62117046A (ja) 1987-05-28
JPH0450620B2 JPH0450620B2 (enExample) 1992-08-14

Family

ID=17317073

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60258212A Granted JPS62117046A (ja) 1985-11-18 1985-11-18 プレフイクス制御方式

Country Status (1)

Country Link
JP (1) JPS62117046A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63317860A (ja) * 1987-06-19 1988-12-26 Fujitsu Ltd アドレス変換バッファ制御方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57181489A (en) * 1981-04-30 1982-11-08 Nippon Telegr & Teleph Corp <Ntt> Information processor

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57181489A (en) * 1981-04-30 1982-11-08 Nippon Telegr & Teleph Corp <Ntt> Information processor

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63317860A (ja) * 1987-06-19 1988-12-26 Fujitsu Ltd アドレス変換バッファ制御方式

Also Published As

Publication number Publication date
JPH0450620B2 (enExample) 1992-08-14

Similar Documents

Publication Publication Date Title
CA1134052A (en) Address control system for software simulation
US4816991A (en) Virtual machine system with address translation buffer for holding host and plural guest entries
US5247639A (en) Microprocessor having cache bypass signal terminal
JP2510605B2 (ja) 仮想計算機システム
EP0377431B1 (en) Apparatus and method for address translation of non-aligned double word virtual addresses
JPS62117046A (ja) プレフイクス制御方式
JPH0548500B2 (enExample)
JP2961663B2 (ja) キャッシュメモリ制御方法
JPH0552539B2 (enExample)
JPS63317860A (ja) アドレス変換バッファ制御方式
JP2540959B2 (ja) 情報処理装置
JPS6269339A (ja) アドレス変換バツフア方式
JPS63286944A (ja) アドレス変換バツフア無効化方式
JPH01229334A (ja) 仮想計算機システム
JPH0458347A (ja) 共有アドレス空間管理方式
JPH0412861B2 (enExample)
JPH04205535A (ja) コピーオンライト方式
JPS589452B2 (ja) フア−ムウエアホウシキ
JPS6010336B2 (ja) アドレス比較方式
JPH08249022A (ja) マルチプロセッサ演算装置、および該装置を有するプログラマブルコントローラ
JPS6367213B2 (enExample)
JPH03185539A (ja) データ処理装置
JPH02101552A (ja) アドレス変換バッファ処理方式
JPH03147039A (ja) データ処理システムのアドレス変換装置
JPH0157374B2 (enExample)