JPS6198272U - - Google Patents
Info
- Publication number
- JPS6198272U JPS6198272U JP18191284U JP18191284U JPS6198272U JP S6198272 U JPS6198272 U JP S6198272U JP 18191284 U JP18191284 U JP 18191284U JP 18191284 U JP18191284 U JP 18191284U JP S6198272 U JPS6198272 U JP S6198272U
- Authority
- JP
- Japan
- Prior art keywords
- digital signal
- input digital
- supplied
- clock
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Logic Circuits (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18191284U JPS6198272U (enrdf_load_stackoverflow) | 1984-11-30 | 1984-11-30 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP18191284U JPS6198272U (enrdf_load_stackoverflow) | 1984-11-30 | 1984-11-30 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6198272U true JPS6198272U (enrdf_load_stackoverflow) | 1986-06-24 |
Family
ID=30739448
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP18191284U Pending JPS6198272U (enrdf_load_stackoverflow) | 1984-11-30 | 1984-11-30 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6198272U (enrdf_load_stackoverflow) |
-
1984
- 1984-11-30 JP JP18191284U patent/JPS6198272U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6390078A (ja) | パルス符号変調信号再生用装置 | |
JP2592054B2 (ja) | データ記録方法 | |
JPS6198272U (enrdf_load_stackoverflow) | ||
JP3368914B2 (ja) | クロック回路及びこれを用いた磁気ディスク装置 | |
JPS6124853B2 (enrdf_load_stackoverflow) | ||
JP2560406B2 (ja) | ディジタル位相制御回路 | |
JPH03203005A (ja) | フロツピーデイスクドライブ装置におけるライトデータの書き込み補正方式とその装置 | |
JPH0273713A (ja) | 半導体集積回路のクロックラインバッフア回路 | |
JPH0775319B2 (ja) | 多数決判定機能を有する同期検出回路 | |
JP3010643B2 (ja) | 1―7rll変調方式エンコーダ回路 | |
JPH0249027Y2 (enrdf_load_stackoverflow) | ||
JPH0215086B2 (enrdf_load_stackoverflow) | ||
JPH0230107B2 (ja) | Jikikirokuyomitorihoshiki | |
SU773615A1 (ru) | Преобразователь троичного кода 1,0,1 в двоичный код | |
JPS5860397U (ja) | シフトレジスタ装置 | |
JPH0332930B2 (enrdf_load_stackoverflow) | ||
JPS63118653U (enrdf_load_stackoverflow) | ||
JPS6339938B2 (enrdf_load_stackoverflow) | ||
JPH01134762A (ja) | 磁気デイスク装置のデータ読出し回路 | |
JPS5956697U (ja) | デイスクプレ−ヤ | |
JPH0625957B2 (ja) | クロツク乗りかえ回路 | |
JPH0134491B2 (enrdf_load_stackoverflow) | ||
JPH02117735U (enrdf_load_stackoverflow) | ||
JPS59130144U (ja) | パリテイ・チエツク回路 | |
JPH02119746U (enrdf_load_stackoverflow) |