JPS6196827A - バイナリ−カウンタ - Google Patents
バイナリ−カウンタInfo
- Publication number
- JPS6196827A JPS6196827A JP21763484A JP21763484A JPS6196827A JP S6196827 A JPS6196827 A JP S6196827A JP 21763484 A JP21763484 A JP 21763484A JP 21763484 A JP21763484 A JP 21763484A JP S6196827 A JPS6196827 A JP S6196827A
- Authority
- JP
- Japan
- Prior art keywords
- gate
- output
- clock signal
- input
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 6
- 102100026933 Myelin-associated neurite-outgrowth inhibitor Human genes 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21763484A JPS6196827A (ja) | 1984-10-17 | 1984-10-17 | バイナリ−カウンタ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21763484A JPS6196827A (ja) | 1984-10-17 | 1984-10-17 | バイナリ−カウンタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6196827A true JPS6196827A (ja) | 1986-05-15 |
JPH0466132B2 JPH0466132B2 (enrdf_load_stackoverflow) | 1992-10-22 |
Family
ID=16707339
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21763484A Granted JPS6196827A (ja) | 1984-10-17 | 1984-10-17 | バイナリ−カウンタ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6196827A (enrdf_load_stackoverflow) |
-
1984
- 1984-10-17 JP JP21763484A patent/JPS6196827A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH0466132B2 (enrdf_load_stackoverflow) | 1992-10-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4160154A (en) | High speed multiple event timer | |
JPS6196827A (ja) | バイナリ−カウンタ | |
US4103184A (en) | Frequency divider with one-phase clock pulse generating circuit | |
JPH0312805B2 (enrdf_load_stackoverflow) | ||
JPH0296422A (ja) | クロック発生回路 | |
JPS61260316A (ja) | モノリシツク集積デジタル回路 | |
JPH0467810B2 (enrdf_load_stackoverflow) | ||
JPH09289445A (ja) | 同期式カウンタ | |
JPS63283316A (ja) | カウンタ回路 | |
JPS60227521A (ja) | 2/3分周回路 | |
JP2689539B2 (ja) | 分周器 | |
JPH03171820A (ja) | 2n―1分周回路 | |
SU375651A1 (ru) | Частотно-импульсное множительно- делительное устройство-^ | |
JPH01143518A (ja) | 同期パルス発生装置 | |
GB1159578A (en) | Error Detection | |
JPS5936034Y2 (ja) | T型フリップフロップ回路 | |
JPS6117636Y2 (enrdf_load_stackoverflow) | ||
JPH0364119A (ja) | クロック断検出回路 | |
JPS6236407B2 (enrdf_load_stackoverflow) | ||
JPS60227520A (ja) | 2/3分周回路 | |
JPS63181528A (ja) | 非同期式カウンタ | |
JPH0353711A (ja) | 倍周回路 | |
JPH0234030A (ja) | 分周回路 | |
JPH0779247B2 (ja) | デコ−ド回路 | |
JPH03106124A (ja) | 3分周回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |