JPS6196827A - バイナリ−カウンタ - Google Patents

バイナリ−カウンタ

Info

Publication number
JPS6196827A
JPS6196827A JP59217634A JP21763484A JPS6196827A JP S6196827 A JPS6196827 A JP S6196827A JP 59217634 A JP59217634 A JP 59217634A JP 21763484 A JP21763484 A JP 21763484A JP S6196827 A JPS6196827 A JP S6196827A
Authority
JP
Japan
Prior art keywords
output
gate
input
clock signal
flop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59217634A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0466132B2 (enrdf_load_stackoverflow
Inventor
Norihide Kinugasa
教英 衣笠
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP59217634A priority Critical patent/JPS6196827A/ja
Publication of JPS6196827A publication Critical patent/JPS6196827A/ja
Publication of JPH0466132B2 publication Critical patent/JPH0466132B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)
JP59217634A 1984-10-17 1984-10-17 バイナリ−カウンタ Granted JPS6196827A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59217634A JPS6196827A (ja) 1984-10-17 1984-10-17 バイナリ−カウンタ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59217634A JPS6196827A (ja) 1984-10-17 1984-10-17 バイナリ−カウンタ

Publications (2)

Publication Number Publication Date
JPS6196827A true JPS6196827A (ja) 1986-05-15
JPH0466132B2 JPH0466132B2 (enrdf_load_stackoverflow) 1992-10-22

Family

ID=16707339

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59217634A Granted JPS6196827A (ja) 1984-10-17 1984-10-17 バイナリ−カウンタ

Country Status (1)

Country Link
JP (1) JPS6196827A (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0466132B2 (enrdf_load_stackoverflow) 1992-10-22

Similar Documents

Publication Publication Date Title
US4160154A (en) High speed multiple event timer
US4034303A (en) Electronic pulse generating circuit for eliminating spike pulses
JPS6179318A (ja) フリツプフロツプ回路
JPS6196827A (ja) バイナリ−カウンタ
US4103184A (en) Frequency divider with one-phase clock pulse generating circuit
JPS61260316A (ja) モノリシツク集積デジタル回路
JPH0312805B2 (enrdf_load_stackoverflow)
JPS6258725A (ja) カウンタ回路
JPS63283316A (ja) カウンタ回路
JPH0467810B2 (enrdf_load_stackoverflow)
JPH0429248B2 (enrdf_load_stackoverflow)
JP2563238B2 (ja) カウンタ回路
JP2689539B2 (ja) 分周器
JPH0364119A (ja) クロック断検出回路
JPS63181528A (ja) 非同期式カウンタ
KR910001377B1 (ko) 프로그래머블 디지털 딜레이회로
JPS60227521A (ja) ２／３分周回路
JPH04229721A (ja) ディジタル計数回路
JPS63132528A (ja) 計数装置
JPS6236407B2 (enrdf_load_stackoverflow)
JPH0158895B2 (enrdf_load_stackoverflow)
JPH01277020A (ja) ノイズ除去回路
JPS5950135B2 (ja) パルス列発生回路
JPH0336812A (ja) 同期回路
JPS60249415A (ja) パルス発生回路

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term