JPS6193695A - 格子状配線パタ−ン作成方法 - Google Patents

格子状配線パタ−ン作成方法

Info

Publication number
JPS6193695A
JPS6193695A JP59214403A JP21440384A JPS6193695A JP S6193695 A JPS6193695 A JP S6193695A JP 59214403 A JP59214403 A JP 59214403A JP 21440384 A JP21440384 A JP 21440384A JP S6193695 A JPS6193695 A JP S6193695A
Authority
JP
Japan
Prior art keywords
pattern
lattice
wiring pattern
grid
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59214403A
Other languages
English (en)
Japanese (ja)
Other versions
JPH028346B2 (enrdf_load_stackoverflow
Inventor
岡　常雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59214403A priority Critical patent/JPS6193695A/ja
Publication of JPS6193695A publication Critical patent/JPS6193695A/ja
Publication of JPH028346B2 publication Critical patent/JPH028346B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Design And Manufacture Of Integrated Circuits (AREA)
JP59214403A 1984-10-15 1984-10-15 格子状配線パタ−ン作成方法 Granted JPS6193695A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59214403A JPS6193695A (ja) 1984-10-15 1984-10-15 格子状配線パタ−ン作成方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59214403A JPS6193695A (ja) 1984-10-15 1984-10-15 格子状配線パタ−ン作成方法

Publications (2)

Publication Number Publication Date
JPS6193695A true JPS6193695A (ja) 1986-05-12
JPH028346B2 JPH028346B2 (enrdf_load_stackoverflow) 1990-02-23

Family

ID=16655212

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59214403A Granted JPS6193695A (ja) 1984-10-15 1984-10-15 格子状配線パタ−ン作成方法

Country Status (1)

Country Link
JP (1) JPS6193695A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63108466A (ja) * 1986-10-27 1988-05-13 Fujitsu Ltd 計算機援用設計装置
JPH0199173A (ja) * 1987-10-13 1989-04-18 Fujitsu Ltd 計算機援用設計装置
JPH0239273A (ja) * 1988-07-28 1990-02-08 Fujitsu General Ltd プリント配線基板設計法
JP2005252002A (ja) * 2004-03-04 2005-09-15 Toshiba Microelectronics Corp 半導体集積回路の自動設計方法

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63108466A (ja) * 1986-10-27 1988-05-13 Fujitsu Ltd 計算機援用設計装置
JPH0199173A (ja) * 1987-10-13 1989-04-18 Fujitsu Ltd 計算機援用設計装置
JPH0239273A (ja) * 1988-07-28 1990-02-08 Fujitsu General Ltd プリント配線基板設計法
JP2005252002A (ja) * 2004-03-04 2005-09-15 Toshiba Microelectronics Corp 半導体集積回路の自動設計方法

Also Published As

Publication number Publication date
JPH028346B2 (enrdf_load_stackoverflow) 1990-02-23

Similar Documents

Publication Publication Date Title
US6282696B1 (en) Performing optical proximity correction with the aid of design rule checkers
US5705301A (en) Performing optical proximity correction with the aid of design rule checkers
JP2001522111A (ja) Ｉｃレイアウトにおけるポリゴン表現
US11568118B2 (en) Electronic device, method for generating package drawing and computer readable storage medium
US6045584A (en) Multilevel and beveled-corner design-rule halos for computer aided design software
JPS6193695A (ja) 格子状配線パタ−ン作成方法
JP2002072441A (ja) レイアウトパターンデータ補正装置及び方法及びそれを用いた半導体装置の製造方法並びにレイアウトパターンデータ補正プログラムを記録した媒体
US6077307A (en) Forced conformance design-rule halos for computer aided design software
US5161114A (en) Method of manufacturing a reticule
US5974243A (en) Adjustable and snap back design-rule halos for computer aided design software
KR100273497B1 (ko) Lsi 레이아웃용 셀 계층 검증방법 및 장치
JP2621506B2 (ja) トリム・データ生成方法
JP2953051B2 (ja) 導体パターン相互間のクリアランスをチェックする方法
JPS60180200A (ja) 部品重なりチエツク処理方式
JPH0143345B2 (enrdf_load_stackoverflow)
JP4366834B2 (ja) パターン設計支援装置および配線基板のパターン設計方法
JPH053035B2 (enrdf_load_stackoverflow)
JPH0199173A (ja) 計算機援用設計装置
JP2783709B2 (ja) 論理回路設計装置
JPH10319572A (ja) ハーフトーン位相シフトマスクの製造方法
JPH0628425A (ja) Ｃａｄシステム
JPH05101142A (ja) 基板ｃａｄシステム
JP2017021571A (ja) 半導体集積回路、その設計支援装置および設計方法
JPH0721241A (ja) 図形の連続複写方法
JP2864679B2 (ja) 部品配置による配置禁止領域決定方法