JPS6186863A - マルチプロセサシステムにおける制御方式 - Google Patents
マルチプロセサシステムにおける制御方式Info
- Publication number
- JPS6186863A JPS6186863A JP20796484A JP20796484A JPS6186863A JP S6186863 A JPS6186863 A JP S6186863A JP 20796484 A JP20796484 A JP 20796484A JP 20796484 A JP20796484 A JP 20796484A JP S6186863 A JPS6186863 A JP S6186863A
- Authority
- JP
- Japan
- Prior art keywords
- program
- microprocessors
- signal
- interrupt
- program number
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20796484A JPS6186863A (ja) | 1984-10-05 | 1984-10-05 | マルチプロセサシステムにおける制御方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20796484A JPS6186863A (ja) | 1984-10-05 | 1984-10-05 | マルチプロセサシステムにおける制御方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6186863A true JPS6186863A (ja) | 1986-05-02 |
JPH022179B2 JPH022179B2 (enrdf_load_stackoverflow) | 1990-01-17 |
Family
ID=16548436
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20796484A Granted JPS6186863A (ja) | 1984-10-05 | 1984-10-05 | マルチプロセサシステムにおける制御方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6186863A (enrdf_load_stackoverflow) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5532118A (en) * | 1978-08-28 | 1980-03-06 | Fujitsu Ltd | Data processing system |
JPS57100551A (en) * | 1980-12-15 | 1982-06-22 | Toshiba Corp | Computer system |
JPS58169661A (ja) * | 1982-03-31 | 1983-10-06 | Fujitsu Ltd | デ−タ処理システム |
JPS5960673A (ja) * | 1982-09-30 | 1984-04-06 | Toshiba Corp | 電子計算機システム |
-
1984
- 1984-10-05 JP JP20796484A patent/JPS6186863A/ja active Granted
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5532118A (en) * | 1978-08-28 | 1980-03-06 | Fujitsu Ltd | Data processing system |
JPS57100551A (en) * | 1980-12-15 | 1982-06-22 | Toshiba Corp | Computer system |
JPS58169661A (ja) * | 1982-03-31 | 1983-10-06 | Fujitsu Ltd | デ−タ処理システム |
JPS5960673A (ja) * | 1982-09-30 | 1984-04-06 | Toshiba Corp | 電子計算機システム |
Also Published As
Publication number | Publication date |
---|---|
JPH022179B2 (enrdf_load_stackoverflow) | 1990-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4598356A (en) | Data processing system including a main processor and a co-processor and co-processor error handling logic | |
JPS5841538B2 (ja) | マルチプロセツサシステム ノ ユウセンセイギヨホウシキ | |
JPH01150963A (ja) | 計算機におけるipl方法 | |
US4703419A (en) | Switchcover means and method for dual mode microprocessor system | |
JPH0282343A (ja) | マルチプロセッサシステムの割込処理方式 | |
JPS6186863A (ja) | マルチプロセサシステムにおける制御方式 | |
JPS6352241A (ja) | マイクロプロセツサ | |
JP2003196251A (ja) | マルチcpuシステム | |
JPH0140368B2 (enrdf_load_stackoverflow) | ||
JPS5942331B2 (ja) | プロセツサソウチノセイギヨホウシキ | |
JPH0114616B2 (enrdf_load_stackoverflow) | ||
JPH04302352A (ja) | マルチプロセッサシステム | |
JPS61110241A (ja) | マルチプロセツサ割り込み制御装置 | |
JPH0512387A (ja) | 画像処理装置 | |
JPS63153635A (ja) | デ−タ転送速度指定方式 | |
JPS61282937A (ja) | 情報処理装置 | |
JPS6352240A (ja) | デ−タ処理装置 | |
JPH05282243A (ja) | バスマスター装置及び該装置を用いた電子機器 | |
JPH03175538A (ja) | 二重化処理装置 | |
JPS59111516A (ja) | インタ−フエイス切り換え方式 | |
JPH0784933A (ja) | 入出力制御ボード | |
JPH03122744A (ja) | コンピュータシステム | |
JPH01291359A (ja) | マルチマイクロプロセッサ装置 | |
JPH0495135A (ja) | 外部発信信号制御方式 | |
JPH01243158A (ja) | 情報処理装置 |