JPS6162440U - - Google Patents

Info

Publication number
JPS6162440U
JPS6162440U JP14695584U JP14695584U JPS6162440U JP S6162440 U JPS6162440 U JP S6162440U JP 14695584 U JP14695584 U JP 14695584U JP 14695584 U JP14695584 U JP 14695584U JP S6162440 U JPS6162440 U JP S6162440U
Authority
JP
Japan
Prior art keywords
converters
control signals
converter
synchronization
input terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14695584U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP14695584U priority Critical patent/JPS6162440U/ja
Publication of JPS6162440U publication Critical patent/JPS6162440U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の1実施例を示す構成図、第2
図は制御信号を説明するグラフである。 1…入力端、2…増幅器、3,4…A/D変換
器、5…クロツク発生部、6…非反転増幅器、7
…反転増幅器、8,9…出力バス、10,11…
メモリ、12,13…クロツク入力端。
Figure 1 is a configuration diagram showing one embodiment of the present invention;
The figure is a graph explaining the control signal. DESCRIPTION OF SYMBOLS 1...Input end, 2...Amplifier, 3, 4...A/D converter, 5...Clock generator, 6...Non-inverting amplifier, 7
...Inverting amplifier, 8, 9... Output bus, 10, 11...
Memory, 12, 13...clock input terminal.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 位相が異なる複数の制御信号を発生する制御信
号発生部と、前記制御信号の各々に同期して作動
する複数個のA/D変換器を有し、各々のA/D
変換器の入力信号端は1個の共通の入力端に接続
され、各々のA/D変換器から出力を得るA/D
変換装置。
It has a control signal generator that generates a plurality of control signals with different phases, and a plurality of A/D converters that operate in synchronization with each of the control signals, and each A/D
The input signal terminals of the converters are connected to one common input terminal, and the A/D converters obtain outputs from each A/D converter.
conversion device.
JP14695584U 1984-09-27 1984-09-27 Pending JPS6162440U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14695584U JPS6162440U (en) 1984-09-27 1984-09-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14695584U JPS6162440U (en) 1984-09-27 1984-09-27

Publications (1)

Publication Number Publication Date
JPS6162440U true JPS6162440U (en) 1986-04-26

Family

ID=30705194

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14695584U Pending JPS6162440U (en) 1984-09-27 1984-09-27

Country Status (1)

Country Link
JP (1) JPS6162440U (en)

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5691530A (en) * 1979-12-25 1981-07-24 Fujitsu Ltd High-speed high-precision a/d converter
JPS5767327A (en) * 1980-10-15 1982-04-23 Nissin Electric Co Ltd Error testing device

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5691530A (en) * 1979-12-25 1981-07-24 Fujitsu Ltd High-speed high-precision a/d converter
JPS5767327A (en) * 1980-10-15 1982-04-23 Nissin Electric Co Ltd Error testing device

Similar Documents

Publication Publication Date Title
JPS6162440U (en)
JPS6160340U (en)
JPS6356826U (en)
JPS637823U (en)
JPS63156124U (en)
JPS6295357U (en)
JPS6367819U (en)
JPS639644U (en)
JPS6372631U (en)
JPS61124121U (en)
JPS5881649U (en) Analog data acquisition device
JPH0324739U (en)
JPS62177130U (en)
JPH03100942U (en)
JPS6438830U (en)
JPH0263127U (en)
JPH0398535U (en)
JPS63120425U (en)
JPS61107236U (en)
JPS6392950U (en)
JPS623130U (en)
JPS6322623U (en)
JPS59130151U (en) CCD camera data input device
JPS63196126U (en)
JPH0434009U (en)