JPH0263127U - - Google Patents
Info
- Publication number
- JPH0263127U JPH0263127U JP14223588U JP14223588U JPH0263127U JP H0263127 U JPH0263127 U JP H0263127U JP 14223588 U JP14223588 U JP 14223588U JP 14223588 U JP14223588 U JP 14223588U JP H0263127 U JPH0263127 U JP H0263127U
- Authority
- JP
- Japan
- Prior art keywords
- data
- output
- integrated circuit
- semiconductor integrated
- composing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 5
Landscapes
- Analogue/Digital Conversion (AREA)
- Dc Digital Transmission (AREA)
Description
第１図ａは本考案の実施例を示すデータ出力回
路図、第１図ｂは第１図ａのデータ出力回路の出
力波形図、第２図は従来のデータ出力回路図、第
３図ａは従来の他のデータ出力回路図、第３図ｂ
は第３図ａのデータ出力回路の出力波形図である
。
１，２……データ、３……デジタルアナログ変
換器、４，５……データ、６……データ変換器、
７……出力端子。
Fig. 1a is a data output circuit diagram showing an embodiment of the present invention, Fig. 1b is an output waveform diagram of the data output circuit of Fig. 1a, Fig. 2 is a conventional data output circuit diagram, and Fig. 3a is another conventional data output circuit diagram, Fig. 3b
is an output waveform diagram of the data output circuit of FIG. 3a. 1, 2...Data, 3...Digital analog converter, 4, 5...Data, 6...Data converter,
7...Output terminal.
Claims (1)
を出力する際に、その各々の出力データに重み付
けして合成することにより出力線の本数を１本と
成し、かつ１回の出力で全バスのデータを取り出
す事を特徴とした半導体集積回路。 When outputting multiple pieces of data from the data bus of a semiconductor integrated circuit, the number of output lines is reduced to one by weighting and composing each output data, and the data of all buses can be output with one output. A semiconductor integrated circuit characterized by the ability to extract.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14223588U JPH0263127U (en) | 1988-10-31 | 1988-10-31 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14223588U JPH0263127U (en) | 1988-10-31 | 1988-10-31 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0263127U true JPH0263127U (en) | 1990-05-11 |
Family
ID=31408013
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14223588U Pending JPH0263127U (en) | 1988-10-31 | 1988-10-31 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0263127U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5480636A (en) * | 1977-12-10 | 1979-06-27 | Toshiba Corp | Data processor |
-
1988
- 1988-10-31 JP JP14223588U patent/JPH0263127U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5480636A (en) * | 1977-12-10 | 1979-06-27 | Toshiba Corp | Data processor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0263127U (en) | ||
| JPS6356826U (en) | ||
| JPS6189897U (en) | ||
| JPH03117947U (en) | ||
| JPH0163224U (en) | ||
| JPS637823U (en) | ||
| JPS5999541U (en) | A/D conversion device | |
| JPS6326116U (en) | ||
| JPS6367819U (en) | ||
| JPS5881649U (en) | Analog data acquisition device | |
| JPS643329U (en) | ||
| JPS60167441U (en) | Digital-analog conversion circuit | |
| JPS6175638U (en) | ||
| JPS60193721U (en) | A/D conversion device | |
| JPH0246435U (en) | ||
| JPS61195138U (en) | ||
| JPS62150640U (en) | ||
| JPS6315076U (en) | ||
| JPS5927632U (en) | A/D converter | |
| JPS60139765U (en) | Instant noodles container and its paper pig | |
| JPH0213331U (en) | ||
| JPS59189798U (en) | Digital data memory write circuit | |
| JPS63106230U (en) | ||
| JPS6359424U (en) | ||
| JPS60148657U (en) | Analog multiplier for satellite installation |