JPS6161407B2 - - Google Patents
Info
- Publication number
- JPS6161407B2 JPS6161407B2 JP5410680A JP5410680A JPS6161407B2 JP S6161407 B2 JPS6161407 B2 JP S6161407B2 JP 5410680 A JP5410680 A JP 5410680A JP 5410680 A JP5410680 A JP 5410680A JP S6161407 B2 JPS6161407 B2 JP S6161407B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- control system
- display
- logic
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012545 processing Methods 0.000 claims description 5
- 238000004891 communication Methods 0.000 claims description 4
- 238000012546 transfer Methods 0.000 claims description 4
- 230000000694 effects Effects 0.000 claims description 2
- 230000004044 response Effects 0.000 claims description 2
- 238000000034 method Methods 0.000 claims 1
- 230000008707 rearrangement Effects 0.000 claims 1
- 230000001105 regulatory effect Effects 0.000 claims 1
- 230000011664 signaling Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 6
- 239000000872 buffer Substances 0.000 description 5
- 101150043088 DMA1 gene Proteins 0.000 description 3
- 238000001514 detection method Methods 0.000 description 3
- 238000003780 insertion Methods 0.000 description 3
- 230000037431 insertion Effects 0.000 description 3
- 101150090596 DMA2 gene Proteins 0.000 description 2
- 238000012217 deletion Methods 0.000 description 2
- 230000037430 deletion Effects 0.000 description 2
- 230000002441 reversible effect Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000004397 blinking Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012790 confirmation Methods 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000002829 reductive effect Effects 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 230000001960 triggered effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G1/00—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
- G09G1/02—Storage circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/42—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of patterns using a display memory without fixed position correspondence between the display memory contents and the display position on the screen
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Digital Computer Display Output (AREA)
- Controls And Circuits For Display Device (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US3483279A | 1979-04-30 | 1979-04-30 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS55157034A JPS55157034A (en) | 1980-12-06 |
| JPS6161407B2 true JPS6161407B2 (enrdf_load_stackoverflow) | 1986-12-25 |
Family
ID=21878885
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5410680A Granted JPS55157034A (en) | 1979-04-30 | 1980-04-23 | Hardware firmware crt display link system |
Country Status (5)
| Country | Link |
|---|---|
| JP (1) | JPS55157034A (enrdf_load_stackoverflow) |
| AU (1) | AU540120B2 (enrdf_load_stackoverflow) |
| BE (1) | BE883033A (enrdf_load_stackoverflow) |
| CA (1) | CA1141863A (enrdf_load_stackoverflow) |
| DE (1) | DE3016357A1 (enrdf_load_stackoverflow) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2084836B (en) * | 1980-10-06 | 1984-05-23 | Standard Microsyst Smc | Video processor and controller |
| DE3518301A1 (de) * | 1985-05-22 | 1986-11-27 | Deutsche Thomson-Brandt Gmbh, 7730 Villingen-Schwenningen | Sichtstation, insbesondere fernsehempfaenger |
-
1980
- 1980-03-10 CA CA000347344A patent/CA1141863A/en not_active Expired
- 1980-04-23 JP JP5410680A patent/JPS55157034A/ja active Granted
- 1980-04-23 AU AU57719/80A patent/AU540120B2/en not_active Ceased
- 1980-04-28 DE DE19803016357 patent/DE3016357A1/de not_active Withdrawn
- 1980-04-29 BE BE0/200405A patent/BE883033A/fr not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| AU5771980A (en) | 1980-11-06 |
| DE3016357A1 (de) | 1980-11-13 |
| JPS55157034A (en) | 1980-12-06 |
| CA1141863A (en) | 1983-02-22 |
| AU540120B2 (en) | 1984-11-01 |
| BE883033A (fr) | 1980-08-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4858107A (en) | Computer device display system using conditionally asynchronous memory accessing by video display controller | |
| US4204206A (en) | Video display system | |
| US4979148A (en) | Increasing options in mapping ROM in computer memory space | |
| JPS6343504Y2 (enrdf_load_stackoverflow) | ||
| US4884069A (en) | Video apparatus employing VRAMs | |
| US4418343A (en) | CRT Refresh memory system | |
| US4368466A (en) | Display refresh memory with variable line start addressing | |
| US4394650A (en) | Graphic and data character video display system | |
| IL32532A (en) | Data management computer driven display system | |
| JP2892176B2 (ja) | フォントメモリアクセス方式 | |
| JPS5912176B2 (ja) | デイジタル・テレビジヨン・デイスプレイのためのカ−ソル回路 | |
| US4414645A (en) | Hardware-firmware CRT display link system | |
| JPS6161407B2 (enrdf_load_stackoverflow) | ||
| US4384285A (en) | Data character video display system with visual attributes | |
| JP2900699B2 (ja) | 表示制御装置 | |
| JPS6048828B2 (ja) | メモリアドレス方式 | |
| JPS5836782B2 (ja) | ヒヨウジヨウメモリノ ジブンカツリヨウホウ | |
| JP2817483B2 (ja) | 映像表示制御回路 | |
| GB2072387A (en) | Method and apparatus for memory address modification in digital systems | |
| JP2642350B2 (ja) | 表示制御装置 | |
| JPS644187B2 (enrdf_load_stackoverflow) | ||
| JPS6364798B2 (enrdf_load_stackoverflow) | ||
| JP3101499B2 (ja) | 文字表示装置 | |
| JPS6327713B2 (enrdf_load_stackoverflow) | ||
| JPS61219082A (ja) | 表示制御装置 |