JPS6158853B2 - - Google Patents
Info
- Publication number
- JPS6158853B2 JPS6158853B2 JP54136052A JP13605279A JPS6158853B2 JP S6158853 B2 JPS6158853 B2 JP S6158853B2 JP 54136052 A JP54136052 A JP 54136052A JP 13605279 A JP13605279 A JP 13605279A JP S6158853 B2 JPS6158853 B2 JP S6158853B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- register
- signal
- latch
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 124
- 238000012545 processing Methods 0.000 claims description 29
- 230000004044 response Effects 0.000 claims description 8
- 238000012546 transfer Methods 0.000 claims description 8
- 230000002401 inhibitory effect Effects 0.000 claims description 5
- 238000004904 shortening Methods 0.000 claims 1
- 230000006870 function Effects 0.000 description 23
- 238000010586 diagram Methods 0.000 description 8
- 101100063987 Arabidopsis thaliana SAL2 gene Proteins 0.000 description 7
- 102100037205 Sal-like protein 2 Human genes 0.000 description 7
- 101150035630 Sall2 gene Proteins 0.000 description 7
- 239000000872 buffer Substances 0.000 description 7
- 101100364835 Homo sapiens SALL1 gene Proteins 0.000 description 6
- 101150049532 SAL1 gene Proteins 0.000 description 6
- 102100037204 Sal-like protein 1 Human genes 0.000 description 6
- 230000001143 conditioned effect Effects 0.000 description 5
- 238000000034 method Methods 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 2
- OFFWOVJBSQMVPI-RMLGOCCBSA-N Kaletra Chemical compound N1([C@@H](C(C)C)C(=O)N[C@H](C[C@H](O)[C@H](CC=2C=CC=CC=2)NC(=O)COC=2C(=CC=CC=2C)C)CC=2C=CC=CC=2)CCCNC1=O.N([C@@H](C(C)C)C(=O)N[C@H](C[C@H](O)[C@H](CC=1C=CC=CC=1)NC(=O)OCC=1SC=NC=1)CC=1C=CC=CC=1)C(=O)N(C)CC1=CSC(C(C)C)=N1 OFFWOVJBSQMVPI-RMLGOCCBSA-N 0.000 description 1
- 241001233037 catfish Species 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000002452 interceptive effect Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
- 238000010977 unit operation Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
- G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US05/954,067 US4258417A (en) | 1978-10-23 | 1978-10-23 | System for interfacing between main store memory and a central processor |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5559569A JPS5559569A (en) | 1980-05-06 |
| JPS6158853B2 true JPS6158853B2 (US07655688-20100202-C00086.png) | 1986-12-13 |
Family
ID=25494887
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP13605279A Granted JPS5559569A (en) | 1978-10-23 | 1979-10-23 | Interface unit |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US4258417A (US07655688-20100202-C00086.png) |
| EP (1) | EP0010197B1 (US07655688-20100202-C00086.png) |
| JP (1) | JPS5559569A (US07655688-20100202-C00086.png) |
| DE (1) | DE2965798D1 (US07655688-20100202-C00086.png) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02155452A (ja) * | 1988-12-05 | 1990-06-14 | Matsushita Electric Ind Co Ltd | モータ |
| JPH02211045A (ja) * | 1989-02-08 | 1990-08-22 | Matsushita Electric Ind Co Ltd | 光ディスク用スピンドルモータの動圧軸受ユニット |
| JPH0564528U (ja) * | 1992-02-06 | 1993-08-27 | コパル電子株式会社 | 動圧空気軸受 |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4467417A (en) * | 1981-09-16 | 1984-08-21 | Honeywell Information Systems Inc. | Flexible logic transfer and instruction decoding system |
| DE3176193D1 (en) * | 1981-12-29 | 1987-06-19 | Ibm | Control unit connectable to a pair of memories having different speeds |
| US4513371A (en) * | 1982-07-29 | 1985-04-23 | Ncr Corporation | Computer interface apparatus using split-cycle lookahead addressing for faster access to paged memory |
| US4831520A (en) * | 1987-02-24 | 1989-05-16 | Digital Equipment Corporation | Bus interface circuit for digital data processor |
| JPH02105239A (ja) * | 1988-10-13 | 1990-04-17 | Mitsubishi Electric Corp | マイクロコンピュータ |
| US5041962A (en) * | 1989-04-14 | 1991-08-20 | Dell Usa Corporation | Computer system with means for regulating effective processing rates |
| US5210858A (en) * | 1989-10-17 | 1993-05-11 | Jensen Jan E B | Clock division chip for computer system which interfaces a slower cache memory controller to be used with a faster processor |
| US6041379A (en) * | 1996-10-04 | 2000-03-21 | Northrop Grumman Corporation | Processor interface for a distributed memory addressing system |
| US5886658A (en) * | 1997-05-15 | 1999-03-23 | Crystal Semiconductor Corporation | Serial port interface system and method for an analog-to-digital converter |
| US6925520B2 (en) * | 2001-05-31 | 2005-08-02 | Sun Microsystems, Inc. | Self-optimizing crossbar switch |
Family Cites Families (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3398405A (en) * | 1965-06-07 | 1968-08-20 | Burroughs Corp | Digital computer with memory lock operation |
| US3611315A (en) * | 1968-10-09 | 1971-10-05 | Hitachi Ltd | Memory control system for controlling a buffer memory |
| US3643221A (en) * | 1970-04-16 | 1972-02-15 | Ibm | Channel buffer for data processing system |
| US3909791A (en) * | 1972-06-28 | 1975-09-30 | Ibm | Selectively settable frequency divider |
| US3795901A (en) * | 1972-12-29 | 1974-03-05 | Ibm | Data processing memory system with bidirectional data bus |
| US4014006A (en) * | 1973-08-10 | 1977-03-22 | Data General Corporation | Data processing system having a unique cpu and memory tuning relationship and data path configuration |
| US3938097A (en) * | 1974-04-01 | 1976-02-10 | Xerox Corporation | Memory and buffer arrangement for digital computers |
| US3967247A (en) * | 1974-11-11 | 1976-06-29 | Sperry Rand Corporation | Storage interface unit |
| NL165859C (nl) * | 1975-04-25 | 1981-05-15 | Philips Nv | Station voor informatie-overdracht. |
| JPS5263038A (en) * | 1975-10-01 | 1977-05-25 | Hitachi Ltd | Data processing device |
| US4079454A (en) * | 1976-01-02 | 1978-03-14 | Data General Corporation | Data processing system using read-only-memory arrays to provide operation in a plurality of operating states |
| US4063081A (en) * | 1976-06-08 | 1977-12-13 | Honeywell | Computer apparatus |
| US4091455A (en) * | 1976-12-20 | 1978-05-23 | Honeywell Information Systems Inc. | Input/output maintenance access apparatus |
-
1978
- 1978-10-23 US US05/954,067 patent/US4258417A/en not_active Expired - Lifetime
-
1979
- 1979-09-24 DE DE7979103614T patent/DE2965798D1/de not_active Expired
- 1979-09-24 EP EP79103614A patent/EP0010197B1/en not_active Expired
- 1979-10-23 JP JP13605279A patent/JPS5559569A/ja active Granted
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH02155452A (ja) * | 1988-12-05 | 1990-06-14 | Matsushita Electric Ind Co Ltd | モータ |
| JPH02211045A (ja) * | 1989-02-08 | 1990-08-22 | Matsushita Electric Ind Co Ltd | 光ディスク用スピンドルモータの動圧軸受ユニット |
| JPH0564528U (ja) * | 1992-02-06 | 1993-08-27 | コパル電子株式会社 | 動圧空気軸受 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5559569A (en) | 1980-05-06 |
| EP0010197B1 (en) | 1983-06-29 |
| US4258417A (en) | 1981-03-24 |
| DE2965798D1 (en) | 1983-08-04 |
| EP0010197A1 (en) | 1980-04-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4298927A (en) | Computer instruction prefetch circuit | |
| US4361868A (en) | Device for increasing the length of a logic computer address | |
| US4638423A (en) | Emulating computer | |
| US5640528A (en) | Method and apparatus for translating addresses using mask and replacement value registers | |
| JP2539199B2 (ja) | デジタルプロセッサ制御装置 | |
| JPS59501684A (ja) | 目的命令ストリ−ムへ殆んど実時間で插入するためのソ−スおよび目的命令ストリ−ムの外部における加速式命令写像 | |
| JPS586173B2 (ja) | チャネル制御方式 | |
| US5146564A (en) | Interface between a system control unit and a service processing unit of a digital computer | |
| JPS5917462B2 (ja) | デイジタル計算機におけるマイクロプログラム制御装置 | |
| JPS6158853B2 (US07655688-20100202-C00086.png) | ||
| US5119484A (en) | Selections between alternate control word and current instruction generated control word for alu in respond to alu output and current instruction | |
| JPH0135367B2 (US07655688-20100202-C00086.png) | ||
| US5649142A (en) | Method and apparatus for translating addresses using mask and replacement value registers and for accessing a service routine in response to a page fault | |
| EP0010196B1 (en) | Control circuit and process for digital storage devices | |
| JPH0332818B2 (US07655688-20100202-C00086.png) | ||
| US6738837B1 (en) | Digital system with split transaction memory access | |
| EP0240606B1 (en) | Pipe-line processing system and microprocessor using the system | |
| US5742842A (en) | Data processing apparatus for executing a vector operation under control of a master processor | |
| US5404471A (en) | Method and apparatus for switching address generation modes in CPU having plural address generation modes | |
| JPH027097B2 (US07655688-20100202-C00086.png) | ||
| JP2680828B2 (ja) | ディジタル装置 | |
| US5864690A (en) | Apparatus and method for register specific fill-in of register generic micro instructions within an instruction queue | |
| US4262330A (en) | I-phase controls for a computer | |
| JPS58115565A (ja) | デ−タ処理装置 | |
| US4218741A (en) | Paging mechanism |
