JPS6158324A - オフセツト補償回路 - Google Patents

オフセツト補償回路

Info

Publication number
JPS6158324A
JPS6158324A JP18097484A JP18097484A JPS6158324A JP S6158324 A JPS6158324 A JP S6158324A JP 18097484 A JP18097484 A JP 18097484A JP 18097484 A JP18097484 A JP 18097484A JP S6158324 A JPS6158324 A JP S6158324A
Authority
JP
Japan
Prior art keywords
terminal
signal
offset
switches
switch means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP18097484A
Other languages
English (en)
Japanese (ja)
Other versions
JPH043694B2 (enrdf_load_stackoverflow
Inventor
Shinichi Koe
信一 小江
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP18097484A priority Critical patent/JPS6158324A/ja
Publication of JPS6158324A publication Critical patent/JPS6158324A/ja
Publication of JPH043694B2 publication Critical patent/JPH043694B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Analogue/Digital Conversion (AREA)
JP18097484A 1984-08-30 1984-08-30 オフセツト補償回路 Granted JPS6158324A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18097484A JPS6158324A (ja) 1984-08-30 1984-08-30 オフセツト補償回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18097484A JPS6158324A (ja) 1984-08-30 1984-08-30 オフセツト補償回路

Publications (2)

Publication Number Publication Date
JPS6158324A true JPS6158324A (ja) 1986-03-25
JPH043694B2 JPH043694B2 (enrdf_load_stackoverflow) 1992-01-24

Family

ID=16092531

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18097484A Granted JPS6158324A (ja) 1984-08-30 1984-08-30 オフセツト補償回路

Country Status (1)

Country Link
JP (1) JPS6158324A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03205921A (ja) * 1990-01-08 1991-09-09 Hitachi Denshi Ltd デジタイザ回路
JPH04134121U (ja) * 1991-05-28 1992-12-14 古河電気工業株式会社 電気接続箱

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03205921A (ja) * 1990-01-08 1991-09-09 Hitachi Denshi Ltd デジタイザ回路
JPH04134121U (ja) * 1991-05-28 1992-12-14 古河電気工業株式会社 電気接続箱

Also Published As

Publication number Publication date
JPH043694B2 (enrdf_load_stackoverflow) 1992-01-24

Similar Documents

Publication Publication Date Title
US6061258A (en) Monitoring of current in an inductive load, PWM driven through a bridge stage
US4250452A (en) Pressure sensitive transducer circuits
EP0252609A2 (en) Comparator having an offset voltage cancellation circuit
US6329884B1 (en) Oscillator circuit with current limiting devices
JPS6158324A (ja) オフセツト補償回路
US6414516B1 (en) CMOS output amplifier independent of temperature, supply voltage and manufacturing quality of transistors
JP3369609B2 (ja) ディジタル／アナログ変換器からの出力信号のオフセットを補正するための回路装置
TW334569B (en) Bit-line pre-charging circuit
US4357631A (en) Ghost cancelling system
EP0669719B1 (en) Method and circuit for reducing transient currents
KR20080003207A (ko) 전압 레귤레이터
JPS6412409B2 (enrdf_load_stackoverflow)
JPS6130343Y2 (enrdf_load_stackoverflow)
US5140186A (en) Voltage comparator
JP3231979B2 (ja) トラッキング式のスイッチング電源装置
JPS6217755B2 (enrdf_load_stackoverflow)
JP3547524B2 (ja) 電流クランプ回路
JPH031717A (ja) クランプ回路
JP3326305B2 (ja) 輝度信号処理回路
JPS6245360Y2 (enrdf_load_stackoverflow)
JP2780224B2 (ja) フィードバッククランプ方式
JP2979623B2 (ja) レベルシフト回路
JPS6121894Y2 (enrdf_load_stackoverflow)
KR910007642Y1 (ko) 더블아짐스 4헤드 제어회로
JPH01126014A (ja) 時間軸誤差補正回路