JPS6156419A - 半導体装置用シ−ト貼付装置 - Google Patents

半導体装置用シ−ト貼付装置

Info

Publication number
JPS6156419A
JPS6156419A JP59156633A JP15663384A JPS6156419A JP S6156419 A JPS6156419 A JP S6156419A JP 59156633 A JP59156633 A JP 59156633A JP 15663384 A JP15663384 A JP 15663384A JP S6156419 A JPS6156419 A JP S6156419A
Authority
JP
Japan
Prior art keywords
chip
sheet
pasting
shielding sheet
lead frame
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59156633A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0325016B2 (enExample
Inventor
Naoki Sugao
直樹 菅生
Noboru Onozato
小野里　昇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59156633A priority Critical patent/JPS6156419A/ja
Publication of JPS6156419A publication Critical patent/JPS6156419A/ja
Publication of JPH0325016B2 publication Critical patent/JPH0325016B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3157—Partial encapsulation or coating
    • H01L23/3164—Partial encapsulation or coating the coating being a foil
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
    • H01L23/556—Protection against radiation, e.g. light or electromagnetic waves against alpha rays
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909—Post-treatment of the connector or wire bonding area
    • H01L2224/8592—Applying permanent coating, e.g. protective coating

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP59156633A 1984-07-27 1984-07-27 半導体装置用シ−ト貼付装置 Granted JPS6156419A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59156633A JPS6156419A (ja) 1984-07-27 1984-07-27 半導体装置用シ−ト貼付装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59156633A JPS6156419A (ja) 1984-07-27 1984-07-27 半導体装置用シ−ト貼付装置

Publications (2)

Publication Number Publication Date
JPS6156419A true JPS6156419A (ja) 1986-03-22
JPH0325016B2 JPH0325016B2 (enExample) 1991-04-04

Family

ID=15631941

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59156633A Granted JPS6156419A (ja) 1984-07-27 1984-07-27 半導体装置用シ−ト貼付装置

Country Status (1)

Country Link
JP (1) JPS6156419A (enExample)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1988002551A1 (en) * 1986-09-26 1988-04-07 General Electric Company Method and apparatus for packaging integrated circuit chips employing a polymer film overlay layer
US5094709A (en) * 1986-09-26 1992-03-10 General Electric Company Apparatus for packaging integrated circuit chips employing a polymer film overlay layer
US6012502A (en) * 1995-07-31 2000-01-11 Micron Technology, Inc. Apparatus for attaching adhesive tape to lead-on-chip leadframes
US6281044B1 (en) 1995-07-31 2001-08-28 Micron Technology, Inc. Method and system for fabricating semiconductor components

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1988002551A1 (en) * 1986-09-26 1988-04-07 General Electric Company Method and apparatus for packaging integrated circuit chips employing a polymer film overlay layer
US5094709A (en) * 1986-09-26 1992-03-10 General Electric Company Apparatus for packaging integrated circuit chips employing a polymer film overlay layer
US6012502A (en) * 1995-07-31 2000-01-11 Micron Technology, Inc. Apparatus for attaching adhesive tape to lead-on-chip leadframes
US6025212A (en) * 1995-07-31 2000-02-15 Micron Technology, Inc. Method for attaching semiconductor dice to lead-on-chip leadframes
US6281044B1 (en) 1995-07-31 2001-08-28 Micron Technology, Inc. Method and system for fabricating semiconductor components
US6626222B1 (en) 1995-07-31 2003-09-30 Micron Technology, Inc. System for fabricating semiconductor components

Also Published As

Publication number Publication date
JPH0325016B2 (enExample) 1991-04-04

Similar Documents

Publication Publication Date Title
US3724068A (en) Semiconductor chip packaging apparatus and method
US6629553B2 (en) Method and system for mounting semiconductor device, semiconductor device separating system, and method for fabricating IC card
JP2004311938A (ja) マルチチップパッケージ用のダイ貼付と硬化インライン装置
JP2000315697A (ja) 半導体素子の分離方法およびその装置並びに半導体素子の搭載方法
KR102062121B1 (ko) 반도체 제조 장치 및 반도체 장치의 제조 방법
US6332268B1 (en) Method and apparatus for packaging IC chip, and tape-shaped carrier to be used therefor
US20220367209A1 (en) Method for packaging chip
TWI818183B (zh) 樹脂黏貼機
CN110364471B (zh) 保护片配设方法
US7096914B2 (en) Apparatus for bonding a chip using an insulating adhesive tape
US6412641B1 (en) Packaging for encapsulated dice employing EMR-sensitive adhesives
US5328546A (en) Photo resist film application mechanism
JPS6156419A (ja) 半導体装置用シ−ト貼付装置
JP2001068487A (ja) チップボンディング方法及びその装置
JPH08133560A (ja) 粘着性テープ片の貼着装置および貼着方法
JP7565209B2 (ja) Ｉｃチップ搭載装置、ｉｃチップ搭載方法
KR100819791B1 (ko) 반도체 패키지 제조용 테이프의 접착 장치 및 그 방법
JP3592924B2 (ja) Ｉｃチップの供給方法、供給装置、及びそれに使用する短冊テープ状支持体
JP2861304B2 (ja) アウターリードボンディング方法
JPH1012662A (ja) Ｔａｂ部品の圧着装置
JPS61296734A (ja) ウエハテ−プマウント方法および装置
JP3013213B2 (ja) 電子部品の標印装置および方法
CN223363140U (zh) 封装装置
TW200525654A (en) Electronic circuit board intermediate member, manufacturing method therefor, manufacturing equipment therefor, method for manufacturing noncontact ID card and the like, and equipment therefor
JPH0131694B2 (enExample)