JPS615623A - 多値論理回路 - Google Patents
多値論理回路Info
- Publication number
- JPS615623A JPS615623A JP59127122A JP12712284A JPS615623A JP S615623 A JPS615623 A JP S615623A JP 59127122 A JP59127122 A JP 59127122A JP 12712284 A JP12712284 A JP 12712284A JP S615623 A JPS615623 A JP S615623A
- Authority
- JP
- Japan
- Prior art keywords
- type mos
- enhancement type
- mos transistor
- electrode
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Logic Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59127122A JPS615623A (ja) | 1984-06-20 | 1984-06-20 | 多値論理回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59127122A JPS615623A (ja) | 1984-06-20 | 1984-06-20 | 多値論理回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS615623A true JPS615623A (ja) | 1986-01-11 |
JPH042011B2 JPH042011B2 (enrdf_load_stackoverflow) | 1992-01-16 |
Family
ID=14952148
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59127122A Granted JPS615623A (ja) | 1984-06-20 | 1984-06-20 | 多値論理回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS615623A (enrdf_load_stackoverflow) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62204498A (ja) * | 1986-03-04 | 1987-09-09 | Omron Tateisi Electronics Co | 多値メモリ |
JPS6342221A (ja) * | 1986-08-07 | 1988-02-23 | Yukio Yasuda | ダイナミツク型多値回路 |
WO2007088901A1 (ja) * | 2006-01-31 | 2007-08-09 | Japan Advanced Institute Of Science And Technology | 三値論理関数回路 |
-
1984
- 1984-06-20 JP JP59127122A patent/JPS615623A/ja active Granted
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62204498A (ja) * | 1986-03-04 | 1987-09-09 | Omron Tateisi Electronics Co | 多値メモリ |
JPS6342221A (ja) * | 1986-08-07 | 1988-02-23 | Yukio Yasuda | ダイナミツク型多値回路 |
WO2007088901A1 (ja) * | 2006-01-31 | 2007-08-09 | Japan Advanced Institute Of Science And Technology | 三値論理関数回路 |
US7755391B2 (en) | 2006-01-31 | 2010-07-13 | Japan Advanced Institute Of Science And Technology | Three-valued logic function circuit |
KR100971644B1 (ko) * | 2006-01-31 | 2010-07-26 | 고쿠리츠다이가쿠호진 호쿠리쿠 센단 가가쿠 기쥬츠 다이가쿠인 다이가쿠 | 3치 논리 함수 회로 |
Also Published As
Publication number | Publication date |
---|---|
JPH042011B2 (enrdf_load_stackoverflow) | 1992-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4280065A (en) | Tri-state type driver circuit | |
GB2156614A (en) | A switching circuit | |
US4813020A (en) | Semiconductor device | |
KR900008802B1 (ko) | Bimos 논리회로 | |
US5095230A (en) | Data output circuit of semiconductor device | |
US8306178B2 (en) | vMOS multi-valued counter unit | |
US5075579A (en) | Level shift circuit for achieving a high-speed processing and an improved output current capability | |
JPS61251228A (ja) | 複数入力論理集積回路 | |
JPS615623A (ja) | 多値論理回路 | |
EP0090186B1 (en) | Complementary logic circuit | |
US4900954A (en) | Mixed CML/ECL macro circuitry | |
US4935646A (en) | Fully static CMOS cascode voltage switch logic systems | |
US4631425A (en) | Logic gate circuit having P- and N- channel transistors coupled in parallel | |
JP2749185B2 (ja) | 複合論理回路 | |
GB1570666A (en) | Logic circuits | |
JP2590681B2 (ja) | 半導体論理回路装置 | |
EP0302764B1 (en) | Circuit for comparing magnitudes of binary signals | |
CN110708058B (zh) | 一种基于全自旋逻辑器件的2-4线译码器及其控制方法 | |
CN1177427A (zh) | 在半导体芯片上转换较高电压的电路装置和控制该装置的方法 | |
JPS594234A (ja) | 半導体集積回路装置 | |
JPS59168723A (ja) | 入力回路 | |
KR940000267B1 (ko) | 직렬 비교기 집적회로 | |
JPH11163718A (ja) | 論理ゲート | |
JPS61116417A (ja) | 3値出力回路 | |
JPS63107220A (ja) | 半導体集積回路の機能試験方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |