JPS6155770A - 優先順位決定回路 - Google Patents
優先順位決定回路Info
- Publication number
- JPS6155770A JPS6155770A JP17777084A JP17777084A JPS6155770A JP S6155770 A JPS6155770 A JP S6155770A JP 17777084 A JP17777084 A JP 17777084A JP 17777084 A JP17777084 A JP 17777084A JP S6155770 A JPS6155770 A JP S6155770A
- Authority
- JP
- Japan
- Prior art keywords
- priority
- circuit
- stage
- determination circuit
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17777084A JPS6155770A (ja) | 1984-08-27 | 1984-08-27 | 優先順位決定回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP17777084A JPS6155770A (ja) | 1984-08-27 | 1984-08-27 | 優先順位決定回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6155770A true JPS6155770A (ja) | 1986-03-20 |
| JPH0235335B2 JPH0235335B2 (cs) | 1990-08-09 |
Family
ID=16036817
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP17777084A Granted JPS6155770A (ja) | 1984-08-27 | 1984-08-27 | 優先順位決定回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6155770A (cs) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56149629A (en) * | 1980-04-21 | 1981-11-19 | Nec Corp | Information processor |
-
1984
- 1984-08-27 JP JP17777084A patent/JPS6155770A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS56149629A (en) * | 1980-04-21 | 1981-11-19 | Nec Corp | Information processor |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0235335B2 (cs) | 1990-08-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2761506B2 (ja) | 主記憶制御装置 | |
| IL97315A (en) | Multi-group signal processor | |
| EP1564646A2 (en) | Configurable embedded processor | |
| JPS6155770A (ja) | 優先順位決定回路 | |
| JPH064314A (ja) | タスク間同期通信装置 | |
| JPH09218859A (ja) | マルチプロセッサ制御システム | |
| JPH05282242A (ja) | バス制御方式 | |
| JPH01305461A (ja) | バス使用権制御方式 | |
| JPS60136850A (ja) | マルチプロセッサ・システム | |
| JPS6240565A (ja) | メモリ制御方式 | |
| JP2723412B2 (ja) | 主記憶プリポート制御方式 | |
| JP2705955B2 (ja) | 並列情報処理装置 | |
| JPS58165164A (ja) | 情報源管理方式 | |
| JPS60134956A (ja) | 情報処理システム | |
| JPH1115794A (ja) | 並列データ処理装置 | |
| JP2000250713A (ja) | ディスクアレイ制御装置 | |
| JPH04104355A (ja) | マルチプロセッシング方式 | |
| JPH0934736A (ja) | 動作切替えコントローラ | |
| JPS59103155A (ja) | デ−タ処理モジユ−ル | |
| JPS6272053A (ja) | プロセツサユニツト | |
| JPH06348561A (ja) | データ処理装置 | |
| JPS6252342B2 (cs) | ||
| JPS5931737B2 (ja) | 多重制御デ−タ処理システム | |
| JPS60136853A (ja) | デ−タ転送方式 | |
| JPH0234061B2 (ja) | Shukiokuakusesuseigyohoshiki |