JPS6154554A - 逐次制御回路 - Google Patents

逐次制御回路

Info

Publication number
JPS6154554A
JPS6154554A JP59176021A JP17602184A JPS6154554A JP S6154554 A JPS6154554 A JP S6154554A JP 59176021 A JP59176021 A JP 59176021A JP 17602184 A JP17602184 A JP 17602184A JP S6154554 A JPS6154554 A JP S6154554A
Authority
JP
Japan
Prior art keywords
processing
sequential
processing request
request
requests
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59176021A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0359461B2 (cs
Inventor
Makoto Sekine
関根　良
Shigeaki Okuya
茂明 奥谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59176021A priority Critical patent/JPS6154554A/ja
Publication of JPS6154554A publication Critical patent/JPS6154554A/ja
Publication of JPH0359461B2 publication Critical patent/JPH0359461B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP59176021A 1984-08-24 1984-08-24 逐次制御回路 Granted JPS6154554A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59176021A JPS6154554A (ja) 1984-08-24 1984-08-24 逐次制御回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59176021A JPS6154554A (ja) 1984-08-24 1984-08-24 逐次制御回路

Publications (2)

Publication Number Publication Date
JPS6154554A true JPS6154554A (ja) 1986-03-18
JPH0359461B2 JPH0359461B2 (cs) 1991-09-10

Family

ID=16006334

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59176021A Granted JPS6154554A (ja) 1984-08-24 1984-08-24 逐次制御回路

Country Status (1)

Country Link
JP (1) JPS6154554A (cs)

Also Published As

Publication number Publication date
JPH0359461B2 (cs) 1991-09-10

Similar Documents

Publication Publication Date Title
US5201040A (en) Multiprocessor system having subsystems which are loosely coupled through a random access storage and which each include a tightly coupled multiprocessor
JPH04182858A (ja) 共有メモリ管理方式
JPS6154554A (ja) 逐次制御回路
EP0285634B1 (en) Method to execute two instruction sequences in an order determined in advance
JPH08161254A (ja) 情報処理システムおよびそのバス調停方式
JPS6184765A (ja) マルチプロセツサシステム
US4905190A (en) Multiprogram control information processing system with process roll-in from main memory
EP0297895B1 (en) Apparatus and method using lockout for synchronization of access to main memory signal groups in a multiprocessor data processing system
JP2511146B2 (ja) デ―タ処理装置
JPH08272667A (ja) ファイルアクセス制御システム
JPH07105120A (ja) 入出力制御装置
JP2555580B2 (ja) 記憶装置制御方式
JPS62272352A (ja) メモリ制御回路
JPS6142054A (ja) 入出力制御テ−ブルのロツク方式
JPS63163951A (ja) アクセス権制御方式
JPH0346033A (ja) ジヨブ間データ転送制御方法
JPH0693232B2 (ja) キヤツシユメモリ
JPS63286959A (ja) メモリアクセス方式
JPH10307802A (ja) 並列計算機におけるマルチバッファ制御によるデータ転送装置
JPH0429100B2 (cs)
JPH0273420A (ja) 半導体ディスク装置
JPH0287258A (ja) メモリアクセス方式
JPH02168342A (ja) プロセッサ間共有メモリ制御装置
JPH0334031A (ja) キューファイル排他制御装置
JPS6158071A (ja) システムバス制御方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees