JPS615362A - データ処理システム - Google Patents

データ処理システム

Info

Publication number
JPS615362A
JPS615362A JP59109879A JP10987984A JPS615362A JP S615362 A JPS615362 A JP S615362A JP 59109879 A JP59109879 A JP 59109879A JP 10987984 A JP10987984 A JP 10987984A JP S615362 A JPS615362 A JP S615362A
Authority
JP
Japan
Prior art keywords
input
output control
bit
command
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP59109879A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0359463B2 (enrdf_load_stackoverflow
Inventor
Kazuo Sumiya
炭谷 和男
Fumiaki Tahira
田平 文明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59109879A priority Critical patent/JPS615362A/ja
Publication of JPS615362A publication Critical patent/JPS615362A/ja
Publication of JPH0359463B2 publication Critical patent/JPH0359463B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10Program control for peripheral devices
    • G06F13/12Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Debugging And Monitoring (AREA)
  • Information Transfer Systems (AREA)
JP59109879A 1984-05-30 1984-05-30 データ処理システム Granted JPS615362A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59109879A JPS615362A (ja) 1984-05-30 1984-05-30 データ処理システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59109879A JPS615362A (ja) 1984-05-30 1984-05-30 データ処理システム

Publications (2)

Publication Number Publication Date
JPS615362A true JPS615362A (ja) 1986-01-11
JPH0359463B2 JPH0359463B2 (enrdf_load_stackoverflow) 1991-09-10

Family

ID=14521481

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59109879A Granted JPS615362A (ja) 1984-05-30 1984-05-30 データ処理システム

Country Status (1)

Country Link
JP (1) JPS615362A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0277707U (enrdf_load_stackoverflow) * 1988-12-02 1990-06-14

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0277707U (enrdf_load_stackoverflow) * 1988-12-02 1990-06-14

Also Published As

Publication number Publication date
JPH0359463B2 (enrdf_load_stackoverflow) 1991-09-10

Similar Documents

Publication Publication Date Title
KR920004291B1 (ko) 이중 연산처리장치 구비형 데이터 처리시스템
US4949241A (en) Microcomputer system including a master processor and a slave processor synchronized by three control lines
JPS5925246B2 (ja) 装置コントロ−ラのメモリ−のアドレス指定装置
KR19980069757A (ko) 마이크로프로세서 및 멀티프로세서 시스템
KR20080012233A (ko) 버스트 메모리 액세스를 제어하는 메모리 인터페이스, 및그를 제어하는 방법
JPH03109644A (ja) マイクロコンピュータ
JPH0332818B2 (enrdf_load_stackoverflow)
JP4437881B2 (ja) デバッグサポートユニットを有するマイクロコントローラ
JPS615362A (ja) データ処理システム
AU714669B2 (en) Peripheral device control
JPS62197831A (ja) デ−タ処理装置
JPS58115565A (ja) デ−タ処理装置
JP2001092686A (ja) 半導体装置
JP2004013289A (ja) マイクロコントローラのオンチップデバッグ方法
JPS5840619A (ja) シ−ケンスコントロ−ラおよびその制御方法
US6854047B2 (en) Data storage device and data transmission system using the same
JP3650072B2 (ja) データ記憶装置およびこれを用いたデータ伝送システム
JPH01293439A (ja) データ処理装置
JPH0578864B2 (enrdf_load_stackoverflow)
JPS63108438A (ja) シングルチツプマイクロコンピユ−タ
JPS6367212B2 (enrdf_load_stackoverflow)
JPS6091461A (ja) マイクロプロセツサのデ−タアドレス空間拡張装置
JPS62192824A (ja) 処理装置アクセス方式
JPS648381B2 (enrdf_load_stackoverflow)
JPH03137745A (ja) 情報処理システムの記憶装置