JPS6143351A - 電子計算機試験システム - Google Patents
電子計算機試験システムInfo
- Publication number
- JPS6143351A JPS6143351A JP59164632A JP16463284A JPS6143351A JP S6143351 A JPS6143351 A JP S6143351A JP 59164632 A JP59164632 A JP 59164632A JP 16463284 A JP16463284 A JP 16463284A JP S6143351 A JPS6143351 A JP S6143351A
- Authority
- JP
- Japan
- Prior art keywords
- test
- instruction
- test instruction
- execution
- detected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Advance Control (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59164632A JPS6143351A (ja) | 1984-08-06 | 1984-08-06 | 電子計算機試験システム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59164632A JPS6143351A (ja) | 1984-08-06 | 1984-08-06 | 電子計算機試験システム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6143351A true JPS6143351A (ja) | 1986-03-01 |
| JPH0135370B2 JPH0135370B2 (enExample) | 1989-07-25 |
Family
ID=15796887
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59164632A Granted JPS6143351A (ja) | 1984-08-06 | 1984-08-06 | 電子計算機試験システム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6143351A (enExample) |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50116150A (enExample) * | 1974-02-19 | 1975-09-11 | ||
| JPS51148178A (en) * | 1975-06-16 | 1976-12-20 | Toyoda Mach Works Ltd | A trouble diagnosis system |
| JPS53119642A (en) * | 1977-03-29 | 1978-10-19 | Fujitsu Ltd | Testing equipment for logic circuit |
-
1984
- 1984-08-06 JP JP59164632A patent/JPS6143351A/ja active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50116150A (enExample) * | 1974-02-19 | 1975-09-11 | ||
| JPS51148178A (en) * | 1975-06-16 | 1976-12-20 | Toyoda Mach Works Ltd | A trouble diagnosis system |
| JPS53119642A (en) * | 1977-03-29 | 1978-10-19 | Fujitsu Ltd | Testing equipment for logic circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0135370B2 (enExample) | 1989-07-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP0031501B1 (en) | Diagnostic and debugging arrangement for a data processing system | |
| EP0259662A2 (en) | Method for generating a candidate list of faulty circuit elements and method for isolating faults in a digital logic circuit using said candidate list. | |
| EP0141744B1 (en) | Method and apparatus for self-testing of floating point accelerator processors | |
| EP0111952B1 (en) | Verification of a processor architecture having a partial instruction set | |
| US5991529A (en) | Testing of hardware by using a hardware system environment that mimics a virtual system environment | |
| Manning | On Computer Self-Diagnosis Part I-Experimental Study of a Processor | |
| CN111400997A (zh) | 一种基于同步执行的处理器核验证方法、系统及介质 | |
| JPS6143351A (ja) | 電子計算機試験システム | |
| JPH0214734B2 (enExample) | ||
| JPH07253909A (ja) | マイクロプログラム検証方法 | |
| JP2544416B2 (ja) | テストデ―タ生成処理方式 | |
| JPS63157244A (ja) | 周辺装置試験プログラムデバグ方式 | |
| WO2024165828A1 (en) | Computer-implemented methods of verifying a processor design under test, and related systems | |
| Charlton et al. | The generation of simulator-based systems for microcode development | |
| Okamoto et al. | Methodologies in development and testing of the dataflow machine EM-4 | |
| JPS6146535A (ja) | 擬似エラ−設定制御方式 | |
| JPS62100844A (ja) | 情報処理装置の試験方式 | |
| JPS59195751A (ja) | 情報処理装置の診断方式 | |
| Baker et al. | A fault injection experiment using the AIRLAB Diagnostic Emulation Facility | |
| JPH07105045A (ja) | 情報処理装置機能試験プログラムのデバッグ方式 | |
| JPH05233349A (ja) | プログラムモジュールの自動試験ツール | |
| JPH05108407A (ja) | 計算機用プログラムのデバツクシステム | |
| JPH02113343A (ja) | 試験プログラム実行制御手順の生成方式 | |
| JPH02244343A (ja) | プログラムのデバッグ方式 | |
| JPH11272492A (ja) | スーパースカラ動作の検証方法 |