JPS6138861B2 - - Google Patents
Info
- Publication number
- JPS6138861B2 JPS6138861B2 JP54106885A JP10688579A JPS6138861B2 JP S6138861 B2 JPS6138861 B2 JP S6138861B2 JP 54106885 A JP54106885 A JP 54106885A JP 10688579 A JP10688579 A JP 10688579A JP S6138861 B2 JPS6138861 B2 JP S6138861B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- semiconductor
- semiconductor device
- plate
- radiation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
- H01L23/556—Protection against radiation, e.g. light or electromagnetic waves against alpha rays
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Landscapes
- Physics & Mathematics (AREA)
- Health & Medical Sciences (AREA)
- Electromagnetism (AREA)
- Toxicology (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Non-Volatile Memory (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10688579A JPS5630745A (en) | 1979-08-22 | 1979-08-22 | Semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10688579A JPS5630745A (en) | 1979-08-22 | 1979-08-22 | Semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5630745A JPS5630745A (en) | 1981-03-27 |
JPS6138861B2 true JPS6138861B2 (enrdf_load_stackoverflow) | 1986-09-01 |
Family
ID=14444944
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10688579A Granted JPS5630745A (en) | 1979-08-22 | 1979-08-22 | Semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5630745A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60190042U (ja) * | 1984-05-25 | 1985-12-16 | 関西日本電気株式会社 | フラツトパツケ−ジ |
US6611054B1 (en) * | 1993-12-22 | 2003-08-26 | Honeywell Inc. | IC package lid for dose enhancement protection |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5588356A (en) * | 1978-12-27 | 1980-07-04 | Hitachi Ltd | Semiconductor device |
JPS5593239A (en) * | 1979-01-04 | 1980-07-15 | Nec Corp | Semiconductor device |
-
1979
- 1979-08-22 JP JP10688579A patent/JPS5630745A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5630745A (en) | 1981-03-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5635754A (en) | Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages | |
US7148084B2 (en) | Radiation shielding of integrated circuits and multi-chip modules in ceramic and metal packages | |
GB2039145A (en) | Semiconductor device shielding | |
EP0021643B1 (en) | Semiconductor device having a soft-error preventing structure | |
JPS628032B2 (enrdf_load_stackoverflow) | ||
EP0029858B1 (en) | Semiconductor device | |
US6239479B1 (en) | Thermal neutron shielded integrated circuits | |
JPH0117257B2 (enrdf_load_stackoverflow) | ||
JPS614250A (ja) | 半導体装置用パツケ−ジ | |
JPS62125651A (ja) | 耐放射線パツケ−ジ | |
JPS6138861B2 (enrdf_load_stackoverflow) | ||
EP0045561B1 (en) | Semiconductor device comprising memory circuits | |
JPS5942983B2 (ja) | 半導体装置 | |
US6121672A (en) | Raised pedestal radiation shield for sensitive electronics | |
JPS6028139Y2 (ja) | 半導体装置 | |
JP2755360B2 (ja) | アルファ粒子遮蔽機能を有する半導体モジュール | |
JPS5923469B2 (ja) | 半導体装置 | |
US2960641A (en) | Hermetically sealed semiconductor device and manufacture thereof | |
JPS6136709B2 (enrdf_load_stackoverflow) | ||
JPS631755B2 (enrdf_load_stackoverflow) | ||
JPS5932141Y2 (ja) | 半導体装置 | |
JPS58107657A (ja) | 半導体装置 | |
JPS6315745B2 (enrdf_load_stackoverflow) | ||
JPS6150349A (ja) | 半導体装置の製造方法 | |
JPS5817642A (ja) | 半導体デバイス用保護装置 |